Contributing to Second Harmonic Manipulated Continuum Mode Power Amplifiers and On-Chip Flux Concentrators by Poluri, Nagaditya
i 
 
 
 
 
 
 
 
 
 
 
 
 
Contributing to Second Harmonic Manipulated Continuum Mode Power 
Amplifiers and On-Chip Flux Concentrators 
 
 
 
 
 
By: 
 
Nagaditya Poluri 
 
 
 
 
A thesis submitted in partial fulfilment of the requirements for the degree of 
Doctor of Philosophy  
 
 
The University of Sheffield 
Faculty of Engineering 
Department of Electrical and Electronics Engineering 
 
 
 March 2019 
 
Supervisor: Maria Merlyne DeSouza 
  
 i 
 
Abstract 
The current cellular network consumes a staggering 100 TWh of energy every year. In the 
coming years, millions of devices will be added to the existing network to realize the Internet 
of Things (IoT), further increasing its power consumption. An RF power amplifier typically 
consumes a large proportion of the DC power in a wireless transceiver, improving its efficiency 
has the largest impact on the overall system. Additionally, amplifiers need to demonstrate high 
linearity and bandwidth to adhere to constraints imposed by wireless standards and to reduce 
the number of amplifiers required as an amplifier with a broader bandwidth can potentially 
replace several narrowband amplifiers. A typical approach to improve efficiency is to present 
an appropriate load at the harmonics generated by the transistor. Recently proposed continuous 
modes based on harmonic manipulation, such as class B/J continuum, continuous class F (CCF) 
and continuous class F-1 (CCF-1), have shown the capability of achieving counteracting 
requirements viz., high efficiency, high linearity, and broad bandwidth (with a fractional 
bandwidth greater than 30%). In these classes of amplifiers, the second harmonic is 
manipulated by placing a reactive second harmonic load and the reactive component of the 
fundamental load is adjusted while keeping a fixed resistive component of the fundamental 
load.   
The first contribution of this work is to investigate the reason for amplifiers designed in classes 
B/J continuum and CCF to achieve high efficiency at back-off and 1dB compression. In this 
thesis, we demonstrate that the variation of the phase of the current through the non-linear 
intrinsic capacitances due to the variation of the phase in the continuum of drain voltage 
waveforms in Class B/J/J* continuum leads to either a reduction or enhancement of intrinsic 
drain current. Consequently, a subset of voltage waveforms of the class B/J/J* continuum can 
be used to design amplifiers with higher P1dB, and efficiency at P1dB than in Class B. A 
simple choice of this subset is demonstrated with a 2.6GHz Class B/J/J* amplifier, achieving 
a P1dB of 38.1dBm and PAE at P1dB of 54.7%, the highest output power and efficiency at 
P1dB amongst narrowband linear amplifiers using the CGH40010 reported to date, at a 
comparable peak PAE of 72%.  
Secondly, we propose a new formulation for high-efficiency modes of power amplifiers in 
which both the in-phase and out-of-phase components of the second harmonic of the current 
are varied, in addition to the second harmonic component of the voltage. A reduction of the in-
phase component of the second harmonic of current allows reduction of the phase difference 
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between the voltage and current waveforms, thereby increasing the power factor and efficiency. 
Our proposed waveforms offer a continuous design space between class B/J continuum and 
continuous F-1 achieving an efficiency of up to 91% in theory, but over a wider set of load 
impedances than continuous class F-1. These waveforms require a short at third and higher 
harmonic impedances, which are easier to achieve at a higher frequency. The load impedances 
at the second harmonic are reactive and can be of any value between −𝑗∞ and 𝑗∞, easing the 
amplifier design. A trade-off between linearity and efficiency exists in the newly proposed 
broadband design space, but we demonstrate inherent broadband capability. The fabricated 
narrowband amplifier using a GaN HEMT CGH40010F demonstrates 75.9% PAE and 42.2 
dBm output power at 2.6 GHz, demonstrating a comparable frequency weighted efficiency for 
this device to that reported in the literature. 
IoT devices may be deployed in critical applications such as radar or 5G transceivers of an 
autonomous vehicle and hence need to operate free of failure. Monitoring the drain current of 
the RF GaN MMIC would allow to optimize the device performance and protect it from surges 
in its supply current. Galvanic current sensors rely on the magnetic field generated by the 
current as a non-invasive method of current sensing. In this thesis, our third major contribution 
is a planar on-chip magnetic flux concentrator, is enhance the magnetic field at the current 
sensor, thereby improving the current detection capability of a current sensor. Our layout 
utilizes a discontinuity in a magnetic via, resulting in penetration of the magnetic field into the 
substrate. The proposed concentrator has a magnetic gain x1.8 in comparison to air. The 
permeability of the magnetic core required is 500, much lower than that reported in off-chip 
concentrators, resulting in a significant easing of the specifications of the material properties 
of the core. Additionally, we explore a novel three-dimensional spiral-shaped magnetic flux 
concentrator. It is predicted via simulations that this geometry becomes a necessity to enhance 
the magnetic field for increased form factor as the magnetic field from a single planar 
concentrator deteriorates as its size increases. 
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Glossary 
Base-band data: A data generated form the UE which is yet to be modulated. 
Basestation: A central hub to which all the UEs in the location are connected wirelessly. 
Channel Access Schemes: This refers to the multiple access techniques which are required to 
coordinate the sharing of a communication channel by all the users. 
Channel fading: Due to the reflection of the signal from various objects in the path and varying 
channel properties due to weather, the transmitted signal is never constant at a given location. 
This variation of signal with time is referred to as channel fading. 
Class A power amplifier: The transistor for this class of amplifier is biased such that the 
quiescent drain current is half of the maximum drain current from the device. Both the current 
and voltage waveforms of this class are sinusoid. 
Class AB power amplifier: The transistor in this class of amplifier is biased such that the 
quiescent drain current is lower than the half of the maximum drain current from the device. 
The voltage waveform of this class is sinusoidal. 
Class B power amplifier: The transistor in this class of amplifier is biased such that the 
quiescent drain current is close to zero. The voltage waveform of this class is sinusoid and the 
current waveform is half sinusoidal. 
Class B/J/J* continuum: Refers to the family of a continuum of voltage waveforms between 
the classes B, J* and J. The current waveform is half-sinusoidal. 
Class C power amplifier: The transistor in this class of amplifier is biased such that the 
quiescent drain current is close to zero and the quiescent gate voltage is below the threshold 
voltage of the device. The voltage waveform of this class is sinusoid. 
Class F power amplifier: In this class of amplifier mode, the current is half sinusoidal and the 
voltage is tuned to a square waveform obtained by presenting a short for even harmonics and 
open for odd harmonics. 
Class F-1 power amplifier: In this class of amplifier mode, the current and voltage waveforms 
are shaped to a square wave and a half-sinusoid respectively by presenting a short to odd 
harmonics and an open to even harmonics. 
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Class J power amplifier mode: Class J mode is characterized by complex and capacitive 
impedances at the fundamental and second harmonic frequencies respectively. Both the current 
and voltage waveform are half sinusoidal and their fundamental components have a phase 
overlap of π/4 radian. 
Class J* power amplifier mode: Class J* mode is characterized by complex and inductive 
impedances at the fundamental and second harmonic frequencies respectively. Both the current 
and voltage waveform are half sinusoidal and their fundamental components have a phase 
overlap of π/4 radian. 
Cloud computing: Cloud computing refers to the situation where most of the data processing 
is performed with the network rather than the devices connected to the network. In this way, 
the devices need not be required to have very high computation power. Additionally, the data 
process can be performed only once and the consumption of power by the device reduces. 
Continuous class F: In this class of amplifier, the current is half sinusoidal and a continuum 
to the voltage in class F which are obtained by a reactive load at the second harmonic frequency 
and complex load at the fundamental frequency. 
Continuous class F-1: In this class of amplifier, the voltage is half sinusoidal and a continuum 
of current waveform in class F-1 are obtained by a reactive load at the second harmonic 
frequency and complex load at the fundamental frequency. 
Continuum modes: Classes of Amplifier which rely on the continua of voltage and/or current 
waveforms. Examples for continuum modes are CCF, CCF-1, and Class B/J/J* continuum. 
DC IV of a transistor: Refers to the current from a transistor as a function of the gate and the 
drain voltages. Typically, for a power device, the current is obtained when the voltage at the 
gate and drain are pulsed ie., applied for a short duration. 
De-embedding: the procedure to calculate the impedance at the intrinsic plane to 
corresponding to the impedances at the extrinsic plane of the device is referred to as de-
embedding. 
Doherty configuration: A Doherty architecture is designed with a combination of an 
amplifier, referred as the main or carrier amplifier with one or more auxiliary amplifier whose 
purpose to actively modulate the load impedance of main PA. The load impedances in the 
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Doherty configuration varies with the input power so that the main PA operates in saturation 
thereby achieving high efficiency for a range of power levels. 
Embedding: Embedding is a process to calculate the impedances at the extrinsic plane 
corresponding to the impedances at the current generator plane. 
Envelope tracking: The drain supply voltage of an amplifier is varied according to the input 
power to the amplifier such that the amplifier operates near saturation for the power level. This 
results in an improvement in the efficiency of the amplifier even at a low power level because 
of the reduced DC power consumption. 
Extraction process: The process by which the approximate values of the parasitics used in 
this work are obtained. 
GaAs: Gallium Arsenide; It is a compound semiconductor formed of Gallium and arsenic. 
Galvanic current sensor: A sensor which converts the magnetic field into current or voltage. 
These devices use the deflection of the charges under the magnetic field. 
GaN: Gallium Nitride; It is a compound semiconductor formed of Gallium and nitrogen. 
Harmonically tuned amplifier: The harmonics from the device are considered for the design 
in this class of amplifier. The impedances that improve the amplifier are placed at harmonics. 
HEMT: High electron mobility transistor or heterostructure FET; It is a field-effect transistor 
in which the conduction channel is formed at the interface of two materials with different 
bandgap. 
Hybrid modes: The continuum of waveforms that exist between the two continuum modes are 
referred to as hybrid modes. 
Insertion loss: Insertion loss quantifies the loss in the power of the signal as it propagates 
through a matching network. 
Load line or Load cycle: The plot of the drain current with drain voltage is referred to as load 
cycle. If the load is resistive, the load cycle becomes a straight line passing through the bias 
point and is referred to as the load line of the amplifier. 
Load-pull technique: In the load-pull technique, the load impedance presented to the device 
is swept through a range of values and the performance of the device (the output power, 
efficiency, etc.,) for each of the impedances is obtained. 
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Low noise amplifier: A low noise amplifier differs from a power amplifier is that it adds 
minimal noise to the signal. 
Millimetre-wave technologies: The implementations which use the signal whose wavelength 
is in the range of millimetres ie., their operating frequency lie between 30 GHz and 300 GHz. 
Multiple-input multiple-output: Signal is received by several antennas. The original signal 
is recovered processing the signal received by all the antennas. 
Reflection coefficient: Reflection coefficient is defined as the ratio of reflected power to the 
incident power. 
Series of continuous inverse modes (SCIM): A hybrid continuum contiguous with inverse 
class B/J continuum and CCF-1 is referred to as Series of continuous inverse modes. 
Series of continuous modes (SCM): A hybrid continuum contiguous with class B/J continuum 
and CCF is referred to as a series of continuous modes. 
TECR: Technology-related Empirical capacitance ratios (TECR)) is an algorithm to extract 
the extrinsic capacitances.  
Transconductance: It is defined as the derivative of drain current with gate voltage. The term 
quantifies how effectively the gate voltage controls the drain current. 
Up/down converter: This block changes the frequency of a carrier signal to a higher/ lower 
frequency. 
A user equipment (UE): Any device that is capable of generating or receiving a signal. 3 
Voltage Standing Wave Ratio (VSWR): When the waves travelling in forward and reverse 
direction superimpose over each other, a standing wave with crests and troughs appear. voltage 
standing wave ratio is referred to the ration of voltage at the crest to the voltage at the trough 
of a voltage standing wave. 
Waveform engineering: In this approach, the impedances are chosen to obtain the voltage and 
current waveforms required for a class of amplifier. 
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 Introduction 
 Background 
Mobile communications have developed tremendously from supporting voice calls in the first 
generation to support video streaming, video calls, and cloud computing in its fourth generation 
[1.1][1.2]. This development is due to improved modulation and channel access schemes, the 
improvement in the cellular network architecture, and the hardware capability of the network 
and mobile equipment. The first generation (1G) relied on frequency modulation with the 
user’s voice signal separated in frequency (Frequency Division Multiple Access (FDMA)). The 
second generation utilized digital modulation schemes (such as Gaussian Minimum Shift 
Keying) and the user’s data was separated in time (Time Division Multiple Access (TDMA)).  
The third (3G) and fourth (4G) generations use amplitude and phase modulation such as 
Quadrature Amplitude Modulation. In the former (3G), the users’ data is modified based on an 
orthogonal code/s (a sequence of bits) assigned to them, such that several users utilize the same 
carrier frequency but their data can be separated based on the codes (referred to as Wideband 
Code Division Multiple Access). In the case of 4G, data from a user is divided into several 
streams and each stream is placed in orthogonal sub-carrier frequencies to mitigate channel 
fading (which occurs due to multi-path propagation of the wireless signal). Both the FDMA 
and TDMA schemes are employed in 4G. This evolution of the modulation and channel access 
schemes has improved frequency spectrum utilization and resulted in an improvement of data 
rates from 14.4 kbps in 2G to 200 Mbps or higher in 4G. The increase in data rate has resulted 
in several new applications, a few of them highlighted in Figure 1.1.  
The next-generation mobile communication system ie., 5G, is expected to deliver data rates 
higher than 4G with high-speed network connectivity in crowed locations with unlimited 
connected devices [1.3]. An example of this use case is a stadium or an open-air festival with 
a high density of mobile phones and wireless devices present for a limited time [1.3]. Sixth 
generation mobile communications (6G) represent even further evolution wherein flying base 
stations are proposed to tackle virtual reality, autonomous cars, aerial vehicles, and other 
applications that require high data rates with low latency of microseconds [1.4]. Additionally, 
while previous generations (1G - 4G) were intended to connect people, 5G will allow machine-
to-machine  communication [1.5][1.6].  
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Figure 1.1: Infographics illustrating the applications enabled by the first to sixth generations of mobile 
network [1.2], [1.4]–[1.10]. The bandwidth in the figure includes carrier aggregation. 
This new paradigm is often referred to as the “Internet of Things (IoT)” wherein a wide variety 
of devices (such as sensors, mobile phones, and actuators) communicate with each other to 
aggregate information for humans or Artificial intelligence (AI)  to make informed decisions 
[1.11]. A few applications of the IoT are:  
a) A smart home whose electrical appliances, fire alarm, and thermal management are 
connected to the network and can be remotely monitored and managed [1.12]. 
b) Smart factories in which equipment, machines, inventory, and people are connected. 
The aim is to enhance machine-machine collaboration for the creation of context-aware 
systems to minimize human error and human intervention in the production line. The 
second aim is to improve the human-machine collaboration by aggregating information 
from sensors, devices, machines, and people in real-time, to make informed and 
decentralized decisions [1.13]. This is often referred to as the industrial revolution 4.0 
[1.13] and is envisioned to improve the productivity of factories [1.6]. 
c) In a smart grid, information regarding power generators (nuclear plants, coal plants, oil 
plants, wind turbines, and solar plants), electricity users (smart homes, industries, 
commercial users), and the power transmission network (transformers and transmission 
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lines ) is collected from smart meters, sensors, and phase measurement units. This 
collected information is used to generate and deliver electric energy in an efficient, 
reliable, and sustainable manner [1.14]. 
d) A network of wireless sensor nodes can be deployed to detect forest fires and landslides 
to provide early warning or to monitor water pollution and air pollution. Each sensor 
node typically consists of one or more sensors, limited computation power, a 
transceiver, and/or an actuator. The network of sensor nodes works together to gather 
and compile measurement based on local decision processes and transmits the compiled 
information to the users via a mobile network [1.15][1.16]. 
e) Connected autonomous or self-driven cars, which make use of driver-assistive 
technologies such as cruise control, speed adaptation, and Vehicle-to-everything 
communication (vehicle-to-vehicle and vehicle-to-infrastructure) for collision 
avoidance, to improve road safety and fuel efficiency[1.17].   
The data from and to the mobile phone or user equipment (UE) and IoT devices enter the 
cellular network via a basestation (BS). The block diagram of a BS is expanded in Figure 1.2 
(a). For data transfer from the cellular network to the UE, a transmit path in Figure 1.2 (a) is 
used. In the transmit path, the base-band data/voice is upconverted to the RF signal and is then 
amplified by the power amplifier (PA). The amplified signal is radiated by an antenna or by 
multiple antennas (referred to as multiple-input multiple-output (MIMO)). MIMO minimizes 
the path loss between the base station and the UE. For the data received from the UE to the 
cellular network, the received RF signal from a UE by a BS is converted to the baseband signal 
via a receive path consisting of low noise amplifier (LNA) and power amplifier (PA), for 
amplifying the received signal, and a down converter to recover the baseband signal. The 
transmitter and receiver are referred together as a transceiver. The UE also consists of a similar 
transceiver but operates at lower power than the base station. 
A robust cellular infrastructure is required to support high data rates. A simplified architecture 
of the backend 4G cellular network consisting of base-stations (BS), mobile switching 
networks, and data centers is shown in Figure 1.2 (b). The base-band data recovered from the 
UE is sent over to a mobile telephone exchange and routed via a core network (usually a 
network of fibers) as per the request of the mobile user. Each BS transmits and receives 
data/calls wirelessly from mobile phones (UE) located in a region, which is referred to as a 
“cell”.  Each cell assigned to a BS may further be divided into sub-regions referred to as sectors 
(typically 3 sectors) and the radio signal transmission and reception in each sector can be via 
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several antennas or antenna arrays. Depending on the number of sector and antennas, the base 
stations contain several transmitters and receivers. 
 
Figure 1.2: (a) The block diagram of a typical base station [1.18][1.19]. (b) A simplified architecture 
of a 4G network [1.20]. 
Base stations, based on their output power level, are categorized into wide-area BS (or Macro 
BS), medium-range BS (Micro BS), local area BS (Pico BS), and small BS (Femto BS) which 
are detailed in Table 1.1 [1.21]. Micro and Macro BS may be supported by several Pico and 
Femto BSs, each serving a small cell. The Pico and Femto BS are deployed in crowded areas 
to handle large data traffic. 
By 2023, it is estimated that nearly an additional 5 billion wireless IoT devices will be 
connected to the 5G network [1.22][1.23]. Hence, each cell is expected to be connected to 
50000+ devices [1.24]. To handle massive data coming from a large number of devices in the 
IoT and mobile phones, thousands of additional small cells (ie., Femto base stations) will be 
added to the existing cellular network rather than macrocells. Base-stations will employ 
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massive MIMO (greater than 128 antennae) to improve the spectral efficiency and millimetre-
wave technologies to improve the bandwidth. This represents a shift in primary focus in the 
evolution of cellular networks; primary focus of evolution from 1G to 4G was the improvement 
of resource use (eg., spectrum via improving the modulation and channel access schemes) 
whereas 5G aims at improving both the cost and capacity of the resource deployment as well 
as resource use [1.25]. 
Table 1.1: Base Station rated carrier output power in 4G [1.21] 
BS class PA power range 
(Typical value) 
Cell Type Typical cell radius 
Wide Area BS 20 W – 160 W (40 W) Macro >1 Km 
Medium Range BS 2 W – 20 W (5 W) Micro 250 m – 1 Km 
Local Area BS 250 mW – 2W  Pico 100 m -300 m 
Small BS 10 mW – 200 mW Femto 10 m – 50 m 
 Motivation 
The current cellular mobile network is estimated to consume 100 TWh of energy 
worldwide[1.26]. The percentage share of energy consumption of various components of the 
cellular network is shown in Figure 1.3 (a). Nearly 57% of the energy is consumed by base 
stations with the PA being the dominant consumer at 34 % to 67% of the base station power as 
highlighted in Figure 1.3 (b). Additional IoT devices and base-stations that will be added to the 
network to realize 5G will further increase the power consumption of the cellular network. The 
PA in a recently published state-of-the-art 5G transceiver consumes approximately 50% of the 
total transceiver’s power [1.27]. Hence, minimizing the PA’s energy consumption is critical 
for reducing the overall power consumption. Therefore, it must achieve the highest possible 
efficiency. This necessitates attention to methodologies to design highly efficient power 
amplifiers. 
The continuous growth of cellular applications has led to the co-existence of multiple cellular 
standards such as 2G (GSM and EDGE), CDMA 2000, 3G, and 4G. Each of the wireless 
standards imposes a strict requirement on the linearity and output power of a transmitter over 
the operating bandwidth. The traditional one-radio-per-band architecture of the wireless 
transceivers, which uses a power amplifier (PA) for each band and wireless standard, is 
ineffective from the perspective of cost and form-factor. Another architecture, known as 
‘converged’, employs PAs which cover multiple bands and support multiple standards thereby 
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increasing the interoperability and reducing the size and cost of transceivers [1.28]. This 
architecture requires amplifiers to meet the linearity and output power requirements over the 
desired broad range of frequencies. Broadband amplification will benefit not only future 
wireless communication systems such as WiMAX and 5G which use larger bandwidth to 
support increased data rates but also existing broadband systems such as radar and, 
environmental and climate monitoring (ECM). 
 
Figure 1.3: (a) Breakdown of energy consumption in cellular networks (excluding antennas) [1.29] (b) 
energy consumption of components in Base Station (excluding antennas) per antenna and sector 
[1.29][1.22]. 
Power amplifiers are categorized into classes that differ in operation and, hence, achieve 
different linearity, efficiency, bandwidth, and output power. Therefore, the choice of a 
particular class of operation is based on the requirement imposed by the application. The 
“conventional modes”, viz. Class A, AB, B, C, F, and F-1, require a specific load network, as 
shown in Table 1.2. On the other hand, continuous modes of amplifiers viz., class J, continuous 
class F, and continuous class F-1 can be designed for a range of impedances. The range of 
impedances available for the amplifier design has enabled the amplifier designed in these 
classes to demonstrate the potential to achieve efficient operation over a broad bandwidth, even 
spanning near or over octave frequencies [1.30][1.31]. In these classes of amplifiers, the second 
harmonic of the voltage or current is used to generate a set of efficient voltage and current 
waveforms. One of the focus of this research is “to design amplifiers with a high-efficiency 
using second harmonic manipulation”.  
In class J and continuous class F (CCF), the second harmonic of the voltage waveform is 
manipulated. Whereas, in continuous class F-1 (CCF-1), the in-phase component of the current 
is completely removed and the quadrature component of the second harmonic component of 
the current waveform is manipulated. Continuum modes classes J and CCF-1 represent 
extremities with respect to the manipulation of the second harmonic component of the current; 
others
2%
data center
6%
core network
15%
Mobile telephone exchange
20%
Base station (BS)
57%
power supply
signal processing
Cooling
Power amplifiers
% share of PA 
Macro BS - 63%
Micro BS  - 47%
Pico BS  - 34%
34% - 67%
10% - 25%
5% - 15%
5% -10%
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in class J, the current remains unmanipulated whereas, in CCF-1, the in-phase component is 
completely removed. Another drawback of class B/J continuum and CCF-1 is that they require 
a constant resistance or conductance component at the fundamental frequency which is difficult 
to achieve over a broad bandwidth. Hence it is desirable to explore the design space beyond 
these modes in amplifier design.  Additionally, the amplifiers designed in classes B/J 
continuum and CCF have been reported to achieve high efficiency at back-off and 1dB 
compression and, to the best of our knowledge, the reason for this has remained unexplained. 
TABLE 1.2: Load requirement of classes of amplifier 
Class of operation 
Theoretical 
maximum 
efficiency 
The requirement in load network  
Class A 
Class AB 
Class B  
Class C [1.40] 
50% 
50% - 78.5% 
78.5% 
78.5% - 100 % 
Resistive load at f0 and short at harmonic 
Class F [1.28] 91 % Resistive load at f0, Short at 2f0, and open at 3f0 
Class F-1[1.28] 91 % Resistive load at f0, open at 2f0, and short at 3f0 
Class J [1.40][1.41] 
Continuous class F 
[1.42] 
78.5 % 
91 % 
 any impedance from a wide range of complex loads 
with a constant resistive part at f0, reactive loads at 2f0, 
and short at 3f0 
Continuous class F-1 
[1.43] 
91 % 
any impedance at f0 from a set of a wide range of 
complex loads with constant conductance, reactive 
loads at 2f0, and open at 3f0 
f0 denotes the fundamental frequency 
 
 
The performance of a power amplifier is sensitive to the fabrication process, applied drain 
voltage, and its operating temperature. In this context, monitoring the drain current of the power 
amplifier allow us to minimize the effect of these variations and optimize the performance of 
a power amplifier by adjusting the gate voltage to accommodate these variations [1.32]. 
Monitoring the drain current can allow to keep the power amplifier within its operating 
condition limits by controlling the gate and drain voltage. At the extreme, the power amplifier 
can be turned off; for instance, in the case of surges in the drain current that may damage the 
power amplifier. Additionally, monitoring the drain current will allow to ramp the drain voltage 
to counter for the effect of current collapse phenomenon typically demonstrated by GaN 
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HEMTs and the drain voltage can be modulated to improve the efficiency of the power 
amplifier (Figure 2.1 (a) in [1.33]); this technique is referred as envelope tracking. 
In general, monitoring the current flowing through the critical sub-systems of an IoT device is 
desirable. This is because IoT systems are deployed in smart houses, connected autonomous 
vehicles (CAV), smart grid, and WSN have critical functionality and their failure may result in 
catastrophic consequences. For example, autonomous cruise control, early warning system, and 
autonomous emergency braking functionality of a connected autonomous vehicle depends 
upon the radar and 5G transceiver of the Vehicle-to-everything communication system [1.17] 
[1.34]. A failure of an FM radio or a GPS in a manually driven car does not lead to the loss of 
control whereas the hazard severity of the failure of autonomous cruise control is rated high 
[1.35]. Hence, these IoT systems need to be fault-tolerant. Condition monitoring, fault 
detection, and annunciation are required for the system to be fault-tolerant [1.36]; a way to 
accomplish this is by monitoring the current flowing through the critical connection in an IoT 
device. 
Galvanic current sensors, such as the MagFET [1.37] and hall-effect sensors [1.38], detect the 
magnetic field generated by the current, without any direct electrical connection with the 
sensor. Such a non-invasive method can be employed for current monitoring in a wide range 
of applications [1.38]. Sensors could be placed close to a conductor carrying a current to be 
sensed, the current can be estimated based on the magnetic field from conductor line [1.39]. A 
focus of this work is to improve the magnetic field at the magFET for a given current flowing 
through the copper line.  
 Objectives 
The objectives of this thesis are: 
1) to explore the amplifier modes in which the in-phase component of the second harmonic 
frequency is partially removed.  
2) to investigate the reason, for high efficiencies at P1dB and back-off power, and to 
utilize such knowledge to design an amplifier that demonstrates high efficiency and 
output power at 1dB compression. 
3) to propose a structure to increase the magnetic field strength in a galvanic current 
sensor. 
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 Organisation 
This thesis is organised into seven chapters. 
The basic concepts of power amplifiers are presented in Chapter 2. This chapter introduces the 
benefits of tuning harmonics. The theoretical background of the various continuum modes, 
which rely on the second harmonic manipulation, proposed in the literature is presented in this 
chapter. 
Chapter 3 presents an extraction procedure to obtain the parasitic elements of a small signal 
equivalent circuit of a GaN HEMT. The parasitic components of the CGH40010 are extracted 
from the vendor model. This chapter reviews the basics of EM simulations and compares the 
ensuing result with the measurement of the amplifier. The extracted parasitics and EM concepts 
are utilized for the design of amplifiers in subsequent chapters of this thesis. 
In Chapter 4, we present a formulation for new hybrid continuum modes which are contiguous 
with class B/J continuum and continuous class F. The output power and efficiency of these 
modes are analysed both in theory and in simulation using the Vendor model. A simple 
methodology to design an amplifier in this mode is presented. Two amplifiers are designed in 
the proposed mode and their measurement results are presented. 
In Chapter 5, we have investigated the effect of weak non-linearities on the class B/J 
continuum. The analysis reveals that due to the combined effect of non-linear capacitances and 
the extrinsic parasitic elements at the drain terminal, a subset of class B/J continuum 
simultaneously achieves both high efficiency and linearity ie., P1dB (output power at 1dB 
compression). A design of an amplifier based on a waveform from this subset and its 
measurement results are presented. 
In Chapter 6, a novel integrated on-chip flux concentrator for enhancing the magnetic field at 
a current sensor is presented. The dependence of the enhancement in the magnetic field from 
the two variants of a proposed flux concentrator viz., single and double loop on their length is 
analysed via simulations. 
Finally, conclusions are drawn in Chapter 7. Possible extensions of this work are briefly 
discussed. 
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 . Basics of RFPAs and the Review of Continuum 
Modes 
 Introduction 
Classes A, AB, B, and C modes of amplification consider only the fundamental frequency in 
the design process. As explained in the previous chapter, the efficiency and bandwidth of an 
amplifier can be improved if the harmonics generated by the transistor are considered. The 
class J mode is an extended version of class B that relies on the second harmonic manipulation 
to achieve high efficiency over a larger bandwidth. A further improvement in efficiency in the 
continuous class F and F-1 amplifiers is achieved by considering up to the third harmonic in the 
design. This chapter contains a revision of the basic amplifier design concepts and a literature 
review on class J, continuous class F, and continuous class F-1 amplifiers. Before reviewing the 
class of amplifier, an active device i.e., a transistor, which is required to perform amplification 
is examined. 
 Overview of a Transistor 
Because of mathematical simplicity, the analysis of an amplifier can be initiated with an ideal 
model of the transistor [2.1] whose DC drain current (Id) vs. drain voltage (Vds) (I-V) 
characteristics are shown in Figure 2.1 (a). In the figure, 𝐼𝑚 denotes the maximum saturation 
current. The DC IV of the transistor can be divided into two regions: linear region below the 
knee voltage and saturation region above the knee voltage. The transistor needs to be operated 
within the physical limits imposed on the current and the voltage defined by the maximum 
saturation current (Imax) and breakdown voltage respectively. The quiescent voltage of a 
transistor (𝑉𝑑𝑠𝑞) is typically 2-3 times smaller than the breakdown voltage. Within the 
saturation region, the transistor acts as a gate voltage (Vgs) dependent current source between 
the threshold (Vth) and saturation (Vgs(sat)) voltages shown in Figure 2.1 (b). The drain current 
Id in this region is dependent on the gate voltage only as: 
 
𝐼𝑑 = {
0 𝑉𝑔𝑠 < 𝑉𝑡ℎ
𝑔𝑚(𝑉𝑔𝑠 − 𝑉𝑡ℎ) 𝑉𝑡ℎ ≤ 𝑉𝑔𝑠 < 𝑉𝑔𝑠(𝑠𝑎𝑡)
𝑔𝑚(𝑉𝑔𝑠(𝑠𝑎𝑡) − 𝑉𝑡ℎ) 𝑉𝑔𝑠 ≥ 𝑉𝑔𝑠(𝑠𝑎𝑡)
 (2.1) 
Where, 𝑔𝑚 is known as the transconductance defined as  
 
𝑔𝑚 =
𝑑𝐼𝑑
𝑑𝑉𝑔𝑠
 (2.2) 
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This relationship between the 𝐼𝑑 and 𝑉𝑔𝑠 is known as transfer characteristics. It is shown in 
Figure 2.1 (c). 
 
The IV of a device can be represented as a product of the device transfer characteristics and 
the knee profile (𝑘(𝑉𝑑𝑠)) which represents a variation of the drain current with drain voltage 
as 
 
𝐼𝑑 = {
0 𝑉𝑔𝑠 < 𝑉𝑡ℎ
𝑘(𝑉𝑑𝑠) ∗ 𝑔𝑚(𝑉𝑔𝑠 − 𝑉𝑡ℎ) 𝑉𝑡ℎ ≤ 𝑉𝑔𝑠 < 𝑉𝑔𝑠(𝑠𝑎𝑡)
𝑘(𝑉𝑑𝑠) ∗ 𝑔𝑚(𝑉𝑔𝑠(𝑠𝑎𝑡) − 𝑉𝑡ℎ) 𝑉𝑔𝑠 ≥ 𝑉𝑔𝑠(𝑠𝑎𝑡)
 (2.3) 
The knee profile of an ideal device, which is often considered in amplifier analysis is given by 
 
𝑘(𝑉𝑑𝑠) = {
0 𝑉𝑑𝑠 < 0
𝑉𝑑𝑠
𝑉𝑘
   0 ≤ 𝑉𝑑𝑠 < 𝑉𝑘
1 𝑉𝑑𝑠 > 𝑉𝑘
 (2.4) 
Where, 𝑉𝑘 denotes the knee voltage of the transistor.  
On the application of a sinusoidal signal 𝑣𝑔𝑠 at the gate terminal of the transistor, the transistor 
generates an AC drain current (𝑖𝑑), given by 
 𝑖𝑑 = 𝑔𝑚 ∗ 𝑣𝑔𝑠 (2.5) 
Because of this relationship, the applied input signal to the transistor is replicated at the drain 
of the transistor but with the amplitude magnified by the gain 𝑔𝑚. 
 
Figure 2.1:  (a) IV of an ideal device (b) Equivalent of transistor operation in saturation region (c) 
Transfer characteristics of an ideal device.  
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However, a real transistor exhibits a non-linear relationship between the gate voltage and drain 
current due to nonlinear transconductance, nonlinear parasitic components, and clipping of 
current [2.1]. These effects result in harmonic generation leading the distortion of the current 
in an RF power amplifier. 
1. Nonlinear transconductance: The gate voltages and drain currents in the saturation 
region are not linearly related, an example is illustrated in Figure 2.2 (a), and hence the 
corresponding transconductance exhibits a non-linear relation with gate voltage as 
shown in Figure 2.2 (b). The nonlinear transconductance of the transistor can be 
modelled using the Volterra series as 
 𝐼𝑑 = {
𝑔𝑚𝑉𝑔𝑠 + 𝑔𝑚2𝑉𝑔𝑠
2 + 𝑔𝑚3𝑉𝑔𝑠
3 +⋯+ 𝑔𝑚𝑛𝑉𝑔𝑠
𝑛 +⋯ 𝑉𝑡ℎ < 𝑉𝑔𝑠 < 𝑉𝑔𝑠(𝑠𝑎𝑡)
0 𝑜𝑡ℎ𝑒𝑟𝑤𝑖𝑠𝑒
 
(2.6) 
Where, 𝑔𝑚𝑛 denotes the Volterra coefficient of order n. The values of Volterra 
coefficients depend on the transistor and the bias conditions of the transistor. Because 
of this non-linear relationship between current and controlling gate voltage, the 
generated current also consists of multiple harmonics. 
2. Clipping of the current: The current waveform clips when the input voltage goes 
below the threshold voltage or when the drain voltage goes below the knee voltage. In 
the former case, the efficiency of the amplifier improves due to a reduction in DC 
current component (quiescent current) flowing through the device, whereas in the latter 
case, the output power and linearity of the amplifier decrease due to a dip in the peak 
 
Figure 2.2:  Comparison of (a) Normalized (to peak value) drain current vs normalized (to VDSq) and (b) 
gm (transconductance) normalized to peak value, of an ideal and a real device (CGH40025) 
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of the current. A simulation using an ideal device is performed to illustrate the clipping 
of the current. From the current waveform in Figure 2.3, a large dip in the drain current 
can be observed even when the drain voltage goes marginally below the knee voltage 
of the transistor.  
The knee profile of GaN and GaAs HEMTs can be approximated modelled in the 
polynomial form as [2.2] 
 
𝑘(𝑉𝑑𝑠) =
{
 
 
 
 
0 𝑉𝑑𝑠 < 0
(
𝑉𝑑𝑠
𝑉𝑑𝑠𝑞
)
𝑁
   0 ≤
𝑉𝑑𝑠
𝑉𝑑𝑠𝑞
< 1
1
𝑉𝑑𝑠
𝑉𝑑𝑠𝑞
> 1
 (2.7) 
A major benefit of the N-model is that a closed-form expression for drain current in the 
knee region and the output power and efficiency at saturation can be derived. The 
approximate knee profile of the GaN device is obtained for 4 ≤ 𝑁 ≤ 8 whereas for 
GaAs 𝑁 ≥ 24 [2.2]. 
This model of device IV is referred to as the N-model. IV for N=6 and N=24, which 
represents approximate IV of GaN and GaAs devices using N-model, are plotted in 
Figure 2.4. It can be seen that GaN devices have a fairly deep knee region, as a result, 
the drain current will clip for a lower voltage swing in GaN than GaAs for a fixed 
quiescent drain voltage. General high-efficiency amplifier implementations keep 
quiescent current close to zero to achieve high efficiency and maintain the drain voltage 
above the knee voltage to achieve linearity.  
 
Figure 2.3: (a) Clipped drain current versus drain voltage (b) Voltage, and clipped and unclipped 
current waveforms.  
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3. Nonlinear parasitic elements: The parasitic effect arises due to the structure of the 
device. The equivalent circuit of the transistor[2.3]–[2.6] considering the parasitic 
effects is shown in Figure 2.5. Of these the drain-pad capacitance (Cpd ), gate-pad 
 
Figure 2.5:  The equivalent circuit of the transistor 
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Figure 2.4: (a) Clipped drain current versus drain voltage (b) Voltage, and clipped and unclipped 
current waveforms.  
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capacitance (Cpg), resistances (source (Rs), drain (Rd), and gate (Rg) resistances) and 
inductances (source (Ls), gate (Lg), and drain (Ld) inductances) are bias independent 
whereas the intrinsic capacitance (drain-source capacitance (Cds), gate-source (Cgs), and 
gate-drain capacitance(Cgd) ), output conductance (gds), Ri, and Rgd are bias dependent. 
The value of intrinsic capacitances depends upon the instantaneous voltage across them 
leading to the generation of harmonics.  
The device model of the transistor in Figure 2.5 is shown to be accurate only up to 6 
GHz [2.7]. The accuracy of the model can be increased by additional elements to 
accurately model the parasitic effects in the device. 20-element [2.7] or 22-element 
[2.8] models of the transistor were shown to be accurate up to 20 GHz. Alternatively, 
the accuracy of the model can be increased by modelling the extrinsic parasitic effects 
originating from the metal lines at the gate, drain and source terminals and the package 
by transmission lines to account for their length rather than lumped components. The 
transmission line will model the phase variation along the fingers of a transistor, which 
are marked in Figure 2.6 (a). Hence, these models can accurately model transistor at 
frequencies higher than 100 GHz. An example of a distributed model is shown in Figure 
2.6 (b). In this model, the transistor is modelled as an interconnect of n slices (cross-
section) of a transistor. Each finger in a slice is modelled by the intrinsic model of the 
transistor with parasitic elements, similar to intrinsic device marked in Figure 2.5. 
These intrinsic models are connected by 6 transmission lines; 2 transmission lines at 
gate, source, and drain terminals of the intrinsic device. The length and width of these 
transmission lines are dependent on the number of slices and the widths of gate, source 
and drain terminals of the transistor respectively. These transmission lines can be 
modelled by passive elements as well [2.9]. The gate and drain terminals of the device 
Figure 2.6:  (a) Top view of a simplified layout of a GaN HEMT transistor (b) High frequency 
distributed model of the transistor [2.9] 
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to which the fingers connect are modelled by passive networks. This model was able to 
characterize the device up to 150 GHz [2.9] by using 8 slices. Similarly, the transistor 
is modelled in [2.10] as the interconnect of 3 sections; one section is the cross-section 
with air bridge (slice#2 in Figure 2.6 (a)) and the other two sections are on either side 
of the air bridge. This model was able to model a GaN HEMT up to 300 GHz. 
 Basics of an amplifier design 
A typical design of an RF power amplifier is shown in Figure 2.7. The transistor is biased with 
the DC power supply at a pre-selected quiescent point of the transistor characteristic. The RF 
signal is superimposed on the quiescent bias of the transistor. The transistor requires 
appropriate impedances to be presented at its input and output, to obtain the required 
performance.  
The input and output matching networks enable the maximum power transfer from the 
preceding (represented by a source in Figure 2.7) and succeeding (represented by a load in 
Figure 2.7) components respectively. The input matching network is designed such that it 
presents the required impedance (which maximizes output power/efficiency/gain) at the gate 
terminal of the transistor and minimizes the mismatch between the source and the amplifier ie., 
the reflection coefficient of the source (Γ𝑆𝑆) and the input reflection of the amplifier (Γ𝑖𝑛) are 
conjugates of each other (ie., Γ𝑆𝑆 = Γ𝑖𝑛
∗ ). Similarly, the output matching network presents 
optimal impedance at the drain terminal of the device and Γ𝐿𝐿 = Γ𝑜𝑢𝑡
∗ , where Γ𝐿𝐿 and Γ𝑜𝑢𝑡 
denote the reflection coefficient of the source and the output reflection of the amplifier 
respectively. 
Apart from achieving the required matching, it is desirable for the matching network to achieve 
minimal insertion loss and the required quality factor (Q). The insertion loss (IL) quantifies the 
loss in the power of the signal as it propagates through a matching network and is defined as 
 
𝐼𝐿 =
𝑃𝑀𝑜𝑢𝑡
𝑃𝑀𝑖𝑛
, (2.8) 
where, 𝑃𝑀𝑜𝑢𝑡 and 𝑃𝑀𝑖𝑛 are the input and output power of a matching network. 
The quality factor of a matching network is defined as  
 
𝑄 =
𝑓0
𝐵𝑊
, (2.9) 
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where, 𝑓0 and 𝐵𝑊 denote the centre frequency and bandwidth of the matching network 
respectively. A low Q matching network is desirable as it will demonstrate a larger bandwidth. 
In addition, a low Q will result in a low voltage standing wave ratio (VSWR) leading to lower 
heat dissipation within the matching network.  To decrease Q, the number of components used 
in a matching network needs to be increased. On the other hand, as the number of components 
increases, the insertion loss of a matching network increases. Hence, the choices matching 
network topology and the number of components is dictated by the inherent trade-off between 
𝐼𝐿 and 𝐵𝑊.  
If Γ𝑆𝑆 ≠ Γ𝑖𝑛
∗ , the power delivered to the amplifier at the input from the source (𝑃𝑖𝑛) is only a 
portion of the available power from the source (𝑃𝑎𝑣𝑠). Similarly, in case Γ𝐿𝐿 ≠ Γ𝑜𝑢𝑡
∗ , only a 
portion of the power generated from the amplifier will be delivered to the load (the delivered 
power to load is denoted by 𝑃𝑜𝑢𝑡 in Figure 2.7). Transducer power gain which takes into 
account the mismatch from the source and load is typically used for characterizing the amplifier 
and defined as[2.11]  
 
𝐺𝑇 =
𝑃𝑜𝑢𝑡
𝑃𝑎𝑣𝑠
 (2.10) 
How efficiently the overall amplifier circuit performs power amplification can be defined by 
 
𝐷𝑟𝑎𝑖𝑛 𝑒𝑓𝑓𝑖𝑐𝑖𝑒𝑛𝑐𝑦(𝜂) =
𝑃𝑜𝑢𝑡
𝑃𝑑𝑐
  (2.11) 
 
𝑃𝑜𝑤𝑒𝑟 𝐴𝑑𝑑𝑒𝑑 𝑒𝑓𝑓𝑖𝑐𝑖𝑒𝑛𝑐𝑦 (𝑃𝐴𝐸) =
𝑃𝑜𝑢𝑡
𝑃𝑑𝑐
(𝐺𝑇 − 1)
𝐺𝑇
   (2.12) 
 
Figure 2.7:  A block diagram of a typical single-stage RF power amplifier 
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Where, 𝑃𝑑𝑐 denotes the DC power consumed by the amplifier. PAE takes into account the input 
power to the transistor and hence is a more accurate measure of efficiency than drain efficiency. 
The efficiency of the amplifier depends on the impedances presented to the transistor and losses 
in the matching networks. 
The nonlinear transconductance and nonlinear parasitic components of the transistors generate 
relatively small harmonic components than current clipping, hence these are regarded as weak 
nonlinear effects compared to the clipping of current [2.1][2.12].  Under the cumulative effect 
of the nonlinearities of the transistor, applying a single tone sinusoid at the gate of the transistor 
leads to harmonics in the current waveform as 
 
𝐼(𝜃) = 𝐼𝐷𝐶 +∑(𝐼𝑛𝑖 cos(nθ) + 𝐼𝑛𝑞 sin(𝑛𝜃))
∞
𝑛=1
 
(2.13) 
Because of the spreading of the power in the harmonics, the gain of an amplifier decreases. 
The output power levels at which the gain is 1dB (P1dB) and 3dB (P3dB) less than its value at 
a small signal are called 1dB compression point and 3dB compression point respectively. P1dB 
is generally chosen as the metric of linearity of an amplifier because of the large harmonic 
content in the output voltage and current waveform beyond this power level. P3dB is the metric 
of the output power of the amplifier at saturation. 
Another important criterion for an amplifier is unconditional stability which indicates that the 
amplifier will not demonstrate an unconstrained increase in its output power even when input 
power is fixed or when no input is applied. The reason for the amplifier instability can be 
understood by representing the amplifier in terms of scattering parameters of the transistor and 
matching networks as shown in Figure 2.8. For example, the output power from the device (𝑃𝑜) 
will get reflected from the load matching network, denoted by R in Figure 2.8. R will be fed 
back at the input of the transistor if 𝑆𝑇12 ≠ 0 and this power will be reflected by the input 
matching network and amplified by the device by a factor 𝑆𝑇21 , contributing to 𝑃𝑜.  If this 
contribution from R increases 𝑃𝑜, this increase will lead to an increase in R which in turn leads 
to further increase in 𝑃𝑜. This amplification of reflections due to mismatches at the gate and 
drain terminals of the device due to forward (ST21) and reverse (ST12) gain of the device will 
eventually lead to an uncontrolled increase in 𝑃𝑜 and destruct the transistor. 
 The conditions of the unconditional stability that must be satisfied are: 
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1) The magnitude of the reflection coefficient at the input plane of the device with output 
matching network connected, denoted by 𝑆𝑇11
′  in Figure 2.8, should be less than 1 ie., 
|𝑆𝑇11
′ | < 1. 𝑆𝑇11
′  is given by  
 
𝑆𝑇11
′ = 𝑆𝑇11 +
𝑆𝑇21𝑆𝑇12Γ𝑜
1 − 𝑆𝑇22Γ𝑜
 (2.14) 
2) The magnitude of the reflection coefficient at the output plane of the device with input 
matching network connected, denoted by 𝑆𝑇22
′  in Figure 2.8, should be less than 1 ie., 
|𝑆𝑇22
′ | < 1. 𝑆𝑇22
′  is given by  
 
𝑆𝑇22
′ = 𝑆𝑇22 +
𝑆𝑇21𝑆𝑇12Γ𝐼
1 − 𝑆𝑇11Γ𝐼
 (2.15) 
 
 
Γ𝑜 and Γ𝐼 which satisfy the conditions in (2.14) and (2.15) respectively needs to be selected for 
the design of the amplifier. A closed-form solution for Γ𝑜 and Γ𝐼 exist and are referred as 
“stability circles” [2.11]. The stability condition needs to be satisfied at all frequencies not just 
at the design frequency. Much of the design process of the amplifier revolves around finding 
optimal impedances to achieve the required performance while achieving stability.    
 Amplifier classes A, AB, B, and C 
The amplifiers can be categorized into classes A, B, AB, and C based on their Quiescent 
operating point and these classes are introduced in the following subsections. These classes 
form the basis for the other amplifier classes, introduced later in the thesis, which differ in the 
way the harmonics are considered in amplifier design.  
 Class A 
Biasing the gate halfway between the Vth and Vgs(Sat) maximizes the linear output power of the 
amplifier by avoiding the clipping of current. Quiescent drain current flowing through the 
transistor is Imax/2 at this gate bias. Since the main aim of designing a power amplifier is to 
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Figure 2.8:  An S-parameter representation of a single-stage RF power amplifier 
Γ𝑖𝑛 
Γ𝑜𝑢𝑡 
R 
𝑃𝑜 
 24 
 
maximize the output power at the load at the fundamental frequency only, it would seem 
obvious that all the harmonics should be shorted. The load at the fundamental frequency should 
be resistive because it has the highest power factor. Such a bias and load condition is referred 
to as Class A mode.  
The maximum current waveform flowing through the device can then be written as 
 
𝐼𝑑 =
𝐼𝑚𝑎𝑥
2
+
𝐼𝑚𝑎𝑥
2
cos(𝜃) (2.16) 
The maximum swing allowed by the drain voltage is 
 𝑉𝑑𝑠 = 𝑉𝑑𝑠𝑞 − (𝑉𝑑𝑠𝑞 − 𝑉𝑘) cos(𝜃) (2.17) 
The optimal load resistance that will have the voltage swing given in equation (2.17) when the 
current given in equation (2.16) flowing through it is [2.1] 
 
𝑅𝑜𝑝𝑡 =
2(𝑉𝑑𝑠𝑞 − 𝑉𝑘)
𝐼𝑚𝑎𝑥
 (2.18) 
The efficiency of this amplifier can be calculated as 
 
𝜂𝐴 =
𝑉𝑑𝑠𝑞 − 𝑉𝑘
2𝑉𝑑𝑠𝑞
 (2.19) 
This class of amplifier can at the most achieve 50% efficiency, which is achieved when 𝑉𝑘 =
0. 
  Reduced conduction angle modes: Classes AB, B, and C amplifiers 
The efficiency of the amplifier can be increased either by reducing the DC power consumption 
at a constant output power or by increasing the output power while keeping the DC power 
constant. A general approach to increase efficiency is by reducing the DC power consumed by 
the transistor, without affecting output power. One method is to reduce the DC bias of the 
transistor, as in the case of the reduced conduction angle modes viz., class AB, class B and 
class C [2.1][2.13]. 
The transistor is assumed to be biased at the quiescent drain to source and gate to source 
voltages of VDSq and VGSq, respectively with a drain current of IDSq. The idea is to reduce the 
DC power consumption by reducing the quiescent drain current flowing through the device. 
Based on the gate voltage (VGSq) of the transistor, amplifiers are classified into classes AB, B, 
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and C [2.1][2.14] as shown in Table 2.1. Since the gate bias of classes AB, B, and C is close to 
the threshold voltage, the device conducts only for a portion of a complete input cycle (2π) 
which is denoted by the conduction angle (𝛼). 𝛼 can be calculated as 
 
𝛼 = 2cos−1 (
𝐼𝑑𝑠𝑞
𝐼𝑚𝑎𝑥
) (2.20) 
The optimum resistive load should maximize both the voltage and current swing, thereby the 
output power. The maximum current is limited to Imax and minimum voltage to Vk. The current 
waveform can be computed as 
 
𝐼𝑑𝑠(θ) = {
𝐼𝑑𝑠𝑞 + 𝐼𝑚𝑎𝑥 cos(𝜃) ,   −
α
2
< 𝜃 <
α
2
0,   𝑜𝑡h𝑒𝑟𝑤𝑖𝑠𝑒
 
= 𝐼𝑑𝑐 + 𝐼1 cos(𝜃) + ⋯+ 𝐼𝑛 cos(𝑛𝜃) + ⋯ 
(2.21) 
Where,  
 
𝐼𝑑𝑐 =
𝐼𝑚
2𝜋
2 sin (
𝛼
2) − 𝛼 cos (
𝛼
2)
1 − cos (
𝛼
2)
  (2.22) 
 
𝐼1 =
𝐼𝑚
2𝜋
𝛼 − sin(𝛼)
1 − cos (
𝛼
2)
 (2.23) 
 
𝐼𝑛 =
𝐼𝑚
𝜋 (1 − cos (
𝛼
2))
∫ (cos(𝜃) − cos (
𝛼
2
)) cos(𝑛𝜃)𝑑𝜃
𝛼
2
−
𝛼
2
 (2.24) 
The voltage waveform will be sinusoidal because the harmonics are shorted.  
 𝑉𝑑𝑠(𝜃) = 𝑉𝑑𝑐 − (𝑉𝑑𝑐 − 𝑉𝑘)cos (𝜃) (2.25) 
The voltage and current waveforms of these classes are plotted in Figure 2.9 (a). Since the load 
is purely resistive, the current and voltage are in phase and the plot of the drain current with 
drain voltage is a straight line, passing through the bias point. This line is known as the load 
line of the amplifier. The load lines of these classes of amplifier are shown in Figure 2.9 (b). 
Table 2.1: classical reduced conduction angle modes 
Class of amplifier VGSq IDSq 
Class AB Vth<VGSq<VGSsat/2 0<IDSq<Imax/2 
Class B Vth 0 
Class C VGSq<Vth 0 
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The efficiency and output power can be obtained as [2.1] 
 
𝑃𝑜𝑢𝑡 =
(𝑉𝑑𝑐 − 𝑉𝑘)𝐼1
2
 (2.26) 
 
𝜂𝐵 =
𝑃𝑜𝑢𝑡
𝑃𝑑𝑐
=
𝜋(𝑉𝑑𝑐 − 𝑉𝑘)𝐼1
2𝑉𝑑𝑐𝐼𝑑𝑐
 (2.27) 
The output power and efficiency of Class A, AB, B, and C are shown in Figure 2.10. Class A 
demonstrates the highest linearity because of the sinusoidal current waveform but has the least 
efficiency. At the other extreme, class C has the highest efficiency but, has the output power 
and linearity less than that of class A [2.1]. Classes AB and Class B have efficiencies in 
between those of classes A and C at the same output power as class A. Hence, the “deep” class 
AB (VGSq near to Vth) and class B are preferred as they represent the trade-off between output 
power and efficiency, but if linearity is taken into account, class AB prevails. The maximum 
efficiency that can be achieved by class B mode is 
𝜋
4
 (≈78.5%) which is achieved if 𝑉𝑘 = 0[2.1]. 
 
Figure 2.10:  Output power and Efficiency under a reduced conduction angle (α) [2.1] 
 
Figure 2.9:  (a) The Current and Voltage waveforms in reduced conduction angle modes (b) Load line 
of the class A, AB, B, and C amplifiers superimposed on the IV of the transistors 
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 Tuning of harmonics 
The clipping of the current cannot be avoided because, with an increase of input power, the 
drain voltage swing increases and output voltage goes below the knee voltage. However, the 
input power at which this happens in the reduced conduction angle mode can be increased by 
placing appropriate impedances at the harmonics of the current given in equation (2.13), 
thereby improving the linear output power of an amplifier [2.1]. This also leads to an efficient 
set of non-overlapping voltage and current waveforms to reduce DC power consumption.  
The complexity of the matching network grows with an increase in the required number of 
harmonic terminations. Moreover, the drain-source capacitance (Cds) presents a low impedance 
to higher harmonics making them difficult to tune. Hence, generally, up to the third harmonic 
is considered to be practically feasible [2.15], [2.16]. Even though, tuning harmonics improves 
the efficiency, because of the large combination of fundamental, second and third harmonics, 
obtaining the impedances required for an amplifier requires time-consuming load-pull/source 
pull simulations or measurements [2.17]. Such an approach lacks any generalized procedure to 
look into the trade-off between efficiency, linearity, and bandwidth. 
The most general approach is to formulate an efficient set of voltage and current waveforms, 
based on which impedances can be calculated. In the following section, we illustrate a 
formulation for the manipulation of the second harmonic of the voltage. 
 Manipulation of the second harmonic of voltage 
The main purpose of the second harmonic component is to increase the magnitude of the 
fundamental component. The minima and maxima of the voltage can be increased by adding 
the second harmonic in phase with the fundamental component as shown in Figure 2.11 (a).  
The minima can be restored to the edge of saturation by increasing the fundamental component, 
as shown in Figure 2.11 (b), via an increase in the magnitude of the load impedance.  
 The second harmonic will also effectively flatten the voltage in half the cycle and will increase 
the peak in the remaining half of the cycle. Flattening the lower half of the cycle can reduce 
the knee interaction whereas the peaking in the second half of the cycle has minimal effect on 
the performance, as long as the peak is below the breakdown voltage of the transistor. 
The second harmonic manipulated voltage can be written as [2.18] 
 𝑉𝑑𝑠(𝜃) = 𝑉𝑑𝑐 − 𝛿(𝑘2)(𝑉𝑑𝑐 − 𝑉𝑘) cos(𝜃) − k2δ(𝑘2)(𝑉𝑑𝑐 − 𝑉𝑘) cos(2θ) (2.28) 
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Where, 𝛿(𝑘2) is the gain in voltage over a un-manipulated waveform, given in equation 2.25, 
and 𝑘2 controls the magnitude of the second harmonic voltage. The output power (𝑃𝑜𝑢𝑡|𝑚) and 
efficiency (𝜂𝑚) of the second harmonic manipulated voltage can be given as 
 𝑃𝑜𝑢𝑡|𝑚 = 𝛿(𝑘2)𝑃𝑜𝑢𝑡|𝐵 (2.29) 
 𝜂𝑚 = 𝛿(𝑘2)𝜂𝐵 (2.30) 
The output power and efficiency will be higher than in class B as long as 𝛿(𝑘2) > 1 which can 
be achieved if 𝑘2 ∈ (−
2+√2
4
,  0) [2.18]. The maximum value of 𝛿(𝑘2) is √2 which is obtained 
at k2 = −
√2
4
.  
However, to generate the voltage waveform as given by equation 2.28, with the current 
waveform in equation 2.21, requires a purely resistive load at the second-harmonic. The 
termination to second and higher harmonics needs to be reactive so that no power is delivered 
at these harmonics. Possible ways to achieve this manipulation are: 
1) The second harmonic of the drain current can be phased with respect to that of the drain 
voltage using the harmonic generation property of the nonlinear input capacitance 
[2.18]. 
2) It can be observed that equation 2.28 is restricted to the in-phase second harmonic 
component. A relevant phase shift in the fundamental component of the voltage can be 
introduced based on the magnitude of the second harmonic component. Such a mode 
of the power amplifier is called as class J [2.1]. 
 
Figure 2.11: (a) The effect of addition of second harmonic on class B voltage waveform (b) The 
increase in the fundamental component due to second harmonic.   
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The first solution is less versatile than the second, as it depends on an uncontrollable harmonic 
generation of input capacitance. Whereas the second method can be easily implemented by 
proper termination at the output. This approach is discussed in the following section. 
 Class J and class B/J/J* continuum 
The starting point of a class J PA is to bias the device either in deep class AB or in class B. 
Class J mode is characterized by complex and reactive impedances at the fundamental and 
second harmonic frequencies respectively. This contrasts with conventional classes where the 
load is purely resistive at the fundamental frequency.  
The current is half-sinusoidal as in the case of class B. Since the second harmonic is terminated 
by a reactive load, the phase difference between the second harmonic component of voltage 
and current needs to be ±
𝜋
2
. The complex impedance at the fundamental frequency introduces 
a quadrature component to the voltage waveform. The voltage across the drain and source can 
be defined as 
 𝑉𝑑𝑠 = 𝑉𝐷𝐶 + 𝑉1𝑞 sin(𝜃) + 𝑉1𝑖 cos(𝜃) + 𝑉2𝑞 sin(2𝜃) (2.31) 
Where, 𝑉1𝑞 and 𝑉2𝑞 are the quadrature components of voltage at fundamental and second 
harmonic frequencies respectively, and 𝑉1𝑖 is the in-phase component of voltage at the 
fundamental frequency. It can be observed that the magnitude of the quadrature-phase of the 
fundamental voltage component (𝑉1𝑞) adds another degree of freedom to the voltage waveform 
given in equation (2.28), which is controlled by the complex load at the fundamental frequency.  
The 𝑉𝑑𝑠 in equation (2.22) should satisfy the following conditions: 
a) For the linear operation of the amplifier, 𝑉𝑑𝑠 should remain above the knee voltage to 
avoid clipping of the current waveform. The clipping of current leads to a drastic 
reduction of output power and efficiency. 
b) The in-phase component (𝑉1𝑖) of the voltage should be maximized to increase the output 
power and efficiency of the amplifier. 
 The analysis presented in [2.1],[2.19], [2.20] reveals that the efficiency of class B can be 
achieved if the phase of the fundamental component is properly adjusted based on the 
magnitude of the second harmonic. The closed-form expression for the voltage obtained in 
[2.21] is 
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 𝑉𝑑𝑠 = 𝑉𝐷𝐶 − (𝑉𝐷𝐶 − 𝑉𝑘) ∗ (cos(𝜃) + 𝛼 sin(𝜃)) +
𝛼
2
(𝑉𝐷𝐶 − 𝑉𝑘) sin(2𝜃) (2.32) 
Where, 𝛼 ∈ [−1,1].  
The current and voltage waveforms of Class B/J/J* continuum (or Class J1) are plotted in Figure 
2.12. It can be observed that α=0 corresponds to class B. The voltage swing in class J (𝛼 = 1) 
is much higher than in class B because of the considerable second harmonic component in the 
voltage waveform.  
Since the in-phase component is independent of  𝛼, the output power and efficiency are the 
same for the family of voltage waveforms, which can be calculated as 
 
𝑃𝑜𝑢𝑡|𝐽 =
(𝑉𝑑𝑐 − 𝑉𝑘)𝐼𝑚
4
= 𝑃𝑜𝑢𝑡|𝐵  
(2.33) 
  
𝜂𝐽 =
𝑃𝑜𝑢𝑡|𝐽
𝑃𝑑𝑐
= 𝜂𝐵 (2.34) 
  Each of these waveforms, given in equation (2.32), requires a specific set of fundamental and 
second harmonic impedances. The impedance required to maintain the voltage and current 
waveforms given in equations (2.32) and (2.21) can be calculated as 
 
𝑍𝑓𝑢𝑛𝑑 =
(𝑉𝐷𝐶 − 𝑉𝑘𝑛𝑒𝑒)
𝐼𝑚
2
(1 + 𝑗𝛼) = 𝑅𝑜𝑝𝑡 + 𝑗𝛼𝑅𝑜𝑝𝑡 (2.35) 
 
1 Even though the initial definition of class J corresponds to α=1, following research papers refer to this 
family of waveforms as class J 
 
Figure 2.12:  (a) Class B/J/J* continuum voltage and current waveforms for α=1,0.5,0,-0.5, and -1. The 
waveforms for α=0 correspond to class B. The peak of the voltage increases with an increase in the 
magnitude of 𝛼,  and asymptotically tends to a half sinusoid for 𝛼 = ±1. (b) Loadlines of class J 
amplifier for α=1,0.5,0,-0.5, and -1. A spreading of the loadline of class J amplifier can be observed. 
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𝑍𝑠𝑒𝑐 = −𝑗
𝛼
2
(𝑉𝐷𝐶 − 𝑉𝑘𝑛𝑒𝑒)
2𝐼𝑚
3𝜋
= −𝑗
3𝜋𝛼
8
𝑅𝑜𝑝𝑡 (2.36) 
 Where, 𝑅𝑜𝑝𝑡 =
2(𝑉𝐷𝐶−𝑉𝑘𝑛𝑒𝑒)
𝐼𝑚
 is the optimal load line resistance of class B for maximum 
linearity [2.1]. The set of fundamental and second harmonic impedances in equations (2.35) 
and (2.36) are plotted in Figure 2.13. The substantial second harmonic component, due to the 
reactive component at the load is balanced by the reactive component at the fundamental load 
and the reactive components of fundamental and second harmonic load are related as 
 ℑ𝑚{𝑍𝑠𝑒𝑐}
ℑ𝑚{𝑍𝑓𝑢𝑛𝑑}
=
3𝜋
8
 (2.37) 
It should be noted that the impedances shown in Figure 2.13 are at the current generator plane 
(shown in Figure 2.5) and are independent of transistor/ device technology. The influence of 
the device output package parasitics and the intrinsic drain capacitances (which are shown in 
Figure 2.5) need to be accounted for to obtain a representation of the impedances presented to 
the internal current generator[2.22]. Very few vendor models allow such access with only one 
major vendor Wolfspeed, an exception (since 2014).  
The general expressions for class B/J impedances as a function of conduction angle are derived 
in [2.23]. Since class J is biased as in class B or deep class AB [2.20], these expressions have 
little application in the practical design of the class B/J amplifier than those derived in (2.35) 
 
Figure 2.13:  Fundamental and second harmonic impedance of class B/J continuum amplifier at current 
generator plane  
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and (2.36) which are based on the class B bias condition. Extending the Class B/J continuum 
to higher harmonics is more useful, which is discussed in the following section. 
 Extended class J modes 
The formulation in equation (2.38) assumes that the third and higher harmonics are terminated 
with a short. A generic voltage formulation for the class B continuum was presented in [2.21].  
 𝑉𝑑𝑠(𝜃) = 𝑉𝑑𝑐(1 − cos(𝜃))(1 − 𝛼𝑛 sin(𝑛𝜃)); 𝑛 ≥ 1 𝑎𝑛𝑑 𝛼𝑛 ∈ [−1,1] (2.38) 
Where, 𝛼𝑛 is a design parameter which controls the magnitude of the quadrature component of 
the fundamental and second harmonic components, simultaneously. All of these voltage 
waveforms have the same efficiency and output power. Maintaining the drain voltage for n 
requires a matching network to the (n+1)th harmonic.  
In particular, n=2 provides another practically feasible solution as it requires matching up to 
the 3rd harmonic only. However, it was observed in [2.24] that this implementation requires a 
significant reactive component at the 2nd and 3rd harmonics, which is difficult to realize due to 
low impedance presented by the drain-source capacitance (𝐶𝑑𝑠) at a higher frequency. As a 
solution, the current was allowed to collapse (clip) by allowing the drain voltage to go below 
the knee voltage of the transistor to generate the required harmonics. The harmonics generated 
due to current collapse extend the design space of class J. The voltage under these conditions 
can be written as 
 𝑉𝑑𝑠(𝜃) = 𝑉𝑑𝑐 − 𝑉𝑑𝑐 cos(𝜃) +
𝛾
2
𝑉𝑑𝑐𝑠𝑖𝑛(2𝜃) −
𝛾
3
𝑉𝑑𝑐 sin(3𝜃) ;   𝛾 ∈ [−1.1,1.1] 
(2.39) 
Since this design method depends on current collapse, this leads to a deterioration in the 
linearity of the amplifier [2.19]. 
The class B/J/J* continuum has been extended in [2.25] by adding an arbitrary harmonic 
element to the voltage formulation in equation (2.32) as 
 𝑉𝑑𝑠(𝜃) = 𝑉𝑑𝑐(1 − cos(𝜃))(1 − 𝛼 sin(𝑛𝜃))(1 + 𝛾 cos(𝑚𝜃)); 
 −1 ≤ 𝛼, 𝛾 ≤ 1; 𝑛,𝑚 ∈ 𝑁 + (2.40) 
The added empirical parameter (𝛾) contributes to in-phase and quadrature-phase components 
at higher harmonics causing a decrement in the efficiency. Even though the added arbitrary 
harmonic element leads to a much larger design space but only a few modes can be used to 
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design the amplifier because of the increase in difficulty in designing a matching network to 
avail of the improvement which requires 3rd and higher terminations. 
 Effect of lossy second harmonic termination on the efficiency of class J 
In the theory of class J, the load to the second harmonic termination is assumed to be purely 
reactive. However, in practice, presenting a purely reactive termination at the second harmonic 
is difficult to achieve not only over a large bandwidth but also at a narrow bandwidth, due to 
losses in the matching network. The discrepancy with theory leads to deterioration of efficiency 
and output power. For the practical case, the drain voltage in class J can be expressed as[2.26] 
 𝑉(𝜃) = 𝑉𝑘 + (𝑉𝐷𝐶 − 𝑉𝑘){1 − cos(𝜃 + 𝛿)}{1 + 𝛼 sin(𝜃 + 𝛾)}  
(2.41) 
where, 0 ≤ 𝛿, 𝛾 < 2𝜋 and −1 ≤ 𝛼 ≤ 1 
Choosing 𝛿 = tan−1(𝛼) and 𝛾 = 0 will result in the class J voltage waveforms given in (2.32). 
Sweeping 𝛾 corresponds to a varying resistive component at the second harmonic impedance. 
This equation represents all possible waveforms that are achievable by the real lossy broadband 
matching network, albeit in analytical fashion [2.26]. 
This analytical expression is used for a rigorous investigation into the effect of straying off of 
the second harmonic load impedance from ideal for a given fundamental load given in (2.35) 
using the concept of second harmonic “clipping contours” [2.26] [2.27]. The second harmonic 
clipping contour represents the second harmonic load impedances at which the voltage 
waveform grazes the knee voltage for a given fundamental load ie., 𝑉(𝜃) ≥ 𝑉𝑘 in (2.41). The 
second harmonic clipping contour divides a Smith chart into two regions: a clipping region and 
a linear region. Impedances in the clipping region cause the drain voltage to go below the knee 
voltage of the transistor whereas impedances in the linear region maintain the drain voltage 
above the knee voltage but with a reduction in efficiency. The linear operation of class J was 
achieved over a broad bandwidth by avoiding the clipping region while taking into account the 
practical difficulty in achieving reactive termination at the second harmonic load in [2.27]. 
However, this analysis is computationally intensive as they require at least 1015 calculations 
per contour that can be reduced to 104 if numerical root-finding methods are used [2.27].  
Conventionally, clipping contours are used to only distinguish the load conditions for which 
voltage grazes or remain above the knee region ie., (𝑉(𝜃) ≥ 𝑉𝑘) and those that do not. The 
effect of the clipping of drain current as the drain voltage goes below 𝑉𝑘 on the output power 
and the efficiency of a class J were studied in [2.28][2.29]. The study [2.28] reveals that the 
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continuum of impedances exists even when the current clips and its dependence upon the knee 
profile is obtained via simulations.  
 Effect of non-linear elements on the performance of class J 
In theory, the maximum efficiency and the output power of class B/J continuum are the same 
as in class B for all values of 𝛼. However, real devices show an increase in efficiency and 
output power above class B, for a range of 𝛼 values, and deterioration in performance for other 
values of 𝛼. The range of values of 𝛼 for which the performance of a PA improves over class 
B is dependent on the device;  inductive loading at the fundamental frequency (ie., for 𝛼 > 0) 
[2.30][2.31][2.32] whereas capacitive loading at the fundamental frequency (ie., for 𝛼 < 0) 
[2.33] can be observed to enhance the PAE and output power. The harmonics generated from 
Cds have been reported as the reason for the increase of peak PAE and peak output power in 
[2.30][2.31][2.33] and we have shown that non-linear Cgs plays a role in the improvement of 
PAE and output power at back-off power levels [2.32].   
The harmonics generated from the non-linear Cds were incorporated in the design process in 
[2.34] to reduce the phase difference to increase the efficiency. It is illustrated for a GaN HEMT 
that the harmonics from the output capacitance (a combination of Cds and Cgd) are significant 
at high output power levels only because the Cds is strongly nonlinear only in the knee region 
[2.34]. The harmonics generated from Cds at high power levels have been utilized to achieve 
class J operation using purely resistive and reactive loads at the fundamental and second 
harmonic frequencies respectively. A resistive load at fundamental frequency reduces the phase 
mismatch between the voltage and current in a class J amplifier, leading to improvement in the 
efficiency. This load condition referred to as saturated PA, has been claimed as a further 
optimized version of class J. Since harmonics generated from Cds are used, the tolerance of 
harmonic load increases, thereby adding additional flexibility to the matching network design. 
It can be observed from Table 2.2 that this amplifier has the highest reported efficiency so far 
in narrowband class J amplifiers.  However, the analysis of the effect of the nonlinearity over 
the bandwidth and the broadband capability of class J mode is absent. 
The non-linear Cgs results in an additional second and higher harmonic components at the gate 
node apart from the applied input signal [2.18]. A study of the influence of a second-harmonic 
voltage component at the gate node of the device on the optimum load impedance, output 
power, and drain efficiency [2.35][2.36] reveals that the drain efficiency and the output power 
can be improved by proper second harmonic terminations. Additionally, source impedances at 
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the second harmonic frequency could result in the second harmonic voltage to be out-of-phase 
with the fundamental voltage, leading to a reduction of the conduction angle of the drain current 
and a loss of efficiency [2.34][2.36]. However, the second harmonic source impedances that 
deteriorate the efficiency are observed to be confined to a small region on the Smith chart 
[2.34][2.36]. The design methodology adopted in [2.34] is simply to avoid the second harmonic 
impedance of the matching network to fall within this region. Rather than relying on the 
harmonics generated by Cgs to shape the gate voltage for high efficiency, a two-stage cascaded 
PA is proposed wherein the harmonics generated from the PA in the first stage are utilized to 
shape the voltage at the gate of the second PA [2.37]. In the case of [2.37],  both the devices in 
the two-stage cascaded mode operate in class J.  
In addition to non-linear capacitances, harmonics are also generated from the non-linear drain-
source resistance (Rds) [2.38]. This study of the effect of non-linear drain resistance on the load 
impedance, output power, efficiency and bandwidth of class J in  [2.38] has revealed that non-
linear Rds limits the maximum bandwidth over which higher efficiency and output power can 
be obtained. 
Table 2.2: Efficiency of the class J amplifier reported in literature 
Reference 
 / Year 
Mode Device type 
PAE 
(%) 
Center Frequency 
(in GHz) / 
Bandwidth (in 
MHz) 
Output power 
 at saturation (in 
dBm) 
[2.34] / 2010 classJ GaN HEMT 77.3 2.14 (-) 40.6 
[2.83] / 2010 classJ Si-LDMOS 77 1 (230) 41.14 
[2.23] / 2011 Class J GaN HEMT 64.5 2.13 (140) 39.75 
[2.84] / 2013 class J LDMOS 62.8 0.505 (-) 57 
[2.85] / 2015 class J GaAs HBT 57.5 -62 0.824 (90) 34 
[2.13] / 2015 
Class J 
(cascade) 
GaAs HBT 
(InGaP 
Emitter) 
62 0.814 (100) 34 
[2.86] / 2016 class-J 
InGaP/GaAs 
HBT 
40.5- 
55.8 
1.71 (340) 28* 
[2.87] / 2014 class J GaAs HBT 51.6 2.4 (-) 29.5 
*P1dB 
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 Active second harmonic tuning 
In this approach of designing a class J PA[2.39], not only the second harmonic generated by 
the device of the class J amplifier (primary amplifier) is utilised but also a second harmonic is 
injected into the load by another amplifier (secondary amplifier), typically operating in class 
C. The harmonic injection has been shown to improve the efficiency and output power of the 
amplifier [2.40]. For the case of an amplifier designed in [2.40], the theoretical improvement 
in efficiency and output power are estimated as 5% and 1.5 dB respectively, whereas the 
realized amplifier shows an improvement of 2.4% and 0.8 dB in PAE and output power 
respectively. Additionally, if only the harmonics generated by the device are considered, the 
bandwidth of the class J amplifier cannot exceed octave frequencies because the second 
harmonic impedances, which are reactive, at the lower end of the bandwidth becomes the 
fundamental load at the higher end. The second harmonic injected by the secondary amplifier 
varies the second harmonic impedance. Because of the active tuning of the second harmonic 
load, this amplifier architecture [2.39] can achieve bandwidth above octave frequencies. 
However, this configuration underutilizes the secondary amplifier as it is used only for the 
amplification of second harmonic frequency.  
 Benefits of class J mode 
A wider range of impedances facilitates broadband design, as the movement of the impedance 
of the output matching network with frequency can be easily incorporated into the design [2.20] 
[2.19]. It has been shown that an output matching network with just two elements (a microstrip 
line and a radial stub) can result in efficiency above 55% over a broad bandwidth (1 GHz – 3 
GHz) [2.41]. Additionally, the requirement of a reactive load rather than a short allows 
reducing the Q of the matching network and the complexity of the matching network 
[2.42][2.43]. This is convenient from the perspective of a matching network design as the 
second harmonic termination can be realised by the drain capacitance itself [2.23]. Also, the 
bandwidth of the classical classes of operation is limited by the device and package parasitics. 
The drain capacitance and parasitic elements of the package can be absorbed into the output 
matching network in a fruitful manner to ease the class J amplifier design [2.44][2.45] 
[2.22][2.46] thereby simplifying the design of matching network for the broadband amplifier. 
Such an approach has allowed to achieve efficiency over 60% across the frequencies ranging 
from 1.4GHz to 2.6GHz class J PA with simple single stub matching network [2.19]. 
Alternatively, load-pull simulations can be performed at the intrinsic device by de-embedding 
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the parasitic element to obtain efficiency contours over the normalized fundamental and 2nd 
harmonic reactive plane [2.47].  
A generalized method was proposed in [2.45] to match impedances at fundamental and second 
harmonics over broadband. A large pool of matching networks of the same topology was 
analytically synthesized and evaluated.  A matching network which fits the requirement was 
selected. This procedure was demonstrated for double stub and stepped impedance matching 
network. However, it requires the prior selection of matching network topology and the 
analytical expression for the fundamental and second harmonic impedances for the selected 
topology.  
It was noted in [2.48] that selecting a higher resistance value, in equation (2.35), reduces the 
power dissipation in parasitic elements and the dimensions of the transistor were optimized to 
meet the requirement. The higher quiescent drain voltage achieved in the process moved the 
optimal impedances close to the centre of the Smith chart providing an opportunity to minimize 
the losses in the matching network through the realization of low Q matching network. Such 
an integrated approach allowed to optimize the transistor and matching network simultaneously 
to realize a high-efficiency class J amplifier. 
Class J has demonstrated its capability of high efficiency over a broad bandwidth, as can be 
observed in Table 2.3 It has demonstrated bandwidth exceeding octave frequencies; in one 
implementation [2.39] with efficiency above 69% using second harmonic injection, though, in 
another implementation [2.49] which uses passive load network, the efficiency is heavily 
compromised to 12 %.  Efficiencies above 63% and 50% over the frequency range spanning 
X-band were reported in [2.50] and [2.24] respectively. Class J operation has also been 
demonstrated at 25-27 GHz [2.51]. It was shown in [2.52][2.53][2.54] that the efficiency of 
class J can be maintained even at the back-off power level of 10 dB by varying the reactance 
of load in accordance to the input power, which can be accomplished by a varactor diode. This 
leads to a much less complex circuitry eliminating the requirement for extra active components 
as in the case of envelope tracking and Doherty configuration [2.16]. 
A typical class J amplifier employs second harmonic to extend its bandwidth. Recent high-
efficiency implementations [2.55]–[2.57] have employed class F/F-1, in which frequencies up 
to third harmonic are considered in the design, in conjunction with second harmonic 
manipulation to achieve high efficiency.  
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 The second harmonic manipulated Class F/F-1 
In the ideal class F amplifier, the voltage is tuned to a square waveform, as shown in Figure 
2.14, obtained by presenting a short for even harmonics and open for odd harmonics [2.58]. 
Table 2.3: Bandwidth and efficiency of the reported broadband class J amplifier in 
literature 
Reference 
/ year 
Mode Device type Frequency 
Range (in 
GHz)/ 
Bandwidth (in 
%) 
PAE (%) Psat(in dBm) 
[2.19] / 2009 classJ GaN HEMT 1.4 - 2.6 / 60 60-70* 40 
[2.20] / 2009 classJ GaN HEMT 1.35-2.25 /50 60-70* 40 
[2.39] / 2011 
dual band 
(classes J &B) 
GaN HEMT 0.6 - 2.4 /120 69-75* 40.3 
[2.50] / 2011 Class J 
10x75µm 
GaAs pHEMT 
7.0 –12 /52 63-65* 26-28 
[2.47] / 2011 class J GaN HEMT 2.30-2.70 /16 58-65 40-40.79 
[2.88] / 2012 Class J 
BiCMOS with 
TWV@ 
0.5 - 0.9 /57 62-68.9* 30-30.9 
[2.45] / 2012 class J hybrid GaN HEMT 1.60-2.20 /31 55-68* 40-41 
[2.45] / 2012 class J hybrid GaN HEMT 0.5 - 1.8 /113 50-69* 39-40.8 
[2.44] / 2012 Class J GaN HEMT 0.9 - 2.3 / 87 53-63 47.8-48.4 
[2.89] / 2013 class J GaN HEMT 1.65- 2.7 /48 55-72* 40.5 
[2.48] / 2013 Class J GaN  2.25-3.08 /31 >50* 26.8 
[2.24] / 2014 Class J GaN HEMT++ 9.20-10.80 /16 >50% 37.8 
[2.49] / 2014 Class J GaN HFET 1.0 - 4.0 /120 >12 20.3+ 
[2.90] / 2014 class J GaN HEMT 1.6 - 2.5 /44 55-70 40 
[2.51] / 2014 
class J-
cascode 
120-nm SiGe 
BiCMOS 
27-29 /7.14 33.8-35.3 18-18.9 
[2.91] / 2014 
class J (Bias 
independent) 
 AlGaN/GaN 1.8 - 2.7 /40 >60 
32.2 at 10V  
44.3 at 40V 
[2.38] / 2016 Class J 
AlGaAs–
InGaAs 
pHEMT 
3.5 - 7.0 / 67 >50 26.2-27.8 
[2.25] / 2016 
extended class 
B/J continuum 
GaN HEMT 2.85-4.25 /39 
54.5%–
74% 
40.68–41.99 
Psat: Output power at saturation *Drain Efficiency ++Bare Die @ Through wafer vias +P1dB 
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This configuration has non-overlapping current and voltage waveforms, and zero dissipation 
at harmonics, leading to 100% efficiency. However, from the practical perspective, achieving 
precise terminations at an infinite harmonic is difficult if not impractical. Hence, up to the third 
harmonic is typically considered in the design process. However, an amplifier design process 
using up to the 4th harmonic has been demonstrated in [2.59]. Raab [2.15] has shown that 
efficiency can be maintained above 90% by considering up to the third harmonic frequency. 
The voltage of class F truncated up to 3rd harmonic frequency can be written as 
 
𝑉𝐹(𝜃) = 1 −
2
√3
cos(𝜃) +
1
3√3
cos(3𝜃) (2.42) 
The third harmonic of the voltage flattens the voltage to generate symmetric near square 
waveform in Class F as can be seen from the truncated current and voltage waveforms of class 
F amplifier shown in Figure 2.14 (a). As in the case of second harmonic manipulation 
illustrated in section 2.6, this enables an increase in fundamental component and a reduction in 
the overlap between the voltage and current leading to an increase in the efficiency. 
On the other hand, in the class F-1 amplifier, the current and voltage waveforms are shaped to 
a square wave and a half-sinusoid respectively by presenting a short to odd harmonics and an 
open to even harmonics. The ideal and truncated current and voltage waveforms of a class F 
inverse amplifier are shown in Figure 2.14 (b).  
 However, the requirement of the precise harmonic terminations such as short at second 
harmonic and open at third harmonic require high resonant and high-quality factor structures 
[2.59][2.60]. Even though these structures enable the realization of the higher efficiency 
amplifiers, this comes at a cost of limited bandwidth. This limitation makes these classes of 
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Figure 2.14:  The ideal and truncated (up to 3rd harmonic) current and voltage waveforms of (a) class 
F and (b) inverse class F amplifiers. 
 40 
 
operation less appealing for broadband applications. Similar to class B/J continuum, the 
proposed continuum of voltage [2.55] and current [2.56][2.57] waveforms to class F and class 
F-1, respectively, allow reactive terminations at the second harmonic frequency, resulting in an 
increase in the bandwidth of the amplifier with the same advantages during the amplifier design 
process as discussed in section 2.8. These continuum of waveforms to class F and class F-1 are 
referred to as continuous class F (CCF) and continuous class F-1 (CCF-1). The reactive 
termination phases the second harmonic component of voltage waveform in the continuous 
Class F, similar to class J, whereas it phases the second harmonic component of the current 
waveform in the continuum modes of class F-1.   
 Continuous class F mode 
The current is half sinusoidal as in class J mode and voltage in the continuous class F is given 
by [2.61][2.62] 
 𝑉𝑑𝑠(𝜃) = 1 −
2
√3
cos(𝜃) − 𝛾 sin(𝜃) +
7𝛾
6√3
sin(2𝜃) +
1
3√3
cos(3𝜃) −
𝛾
6√3
sin(4𝜃)
= (1 −
2
√3
cos(𝜃))
2
(1 +
1
√3
cos(𝜃)) (1 − 𝛾sin(𝜃)) 
Where, |𝛾| < 1 
(2.43) 
The formulation in equation 2.43 has an additional reactive component in the second harmonic 
frequency over the traditional class F given in equation 2.42. This reactive second harmonic 
component flowing through the device is compensated by a suitably phased fundamental 
frequency component. Various values of the design parameter 𝛾 lead to different waveforms 
each of which can be obtained by a set of load impedances given by 
 
𝑍𝐿1 = 𝑅𝑜𝑝𝑡√(
4
3
+ 𝛾2)∠ tan−1 (
√3𝛾
2
) 
𝑍𝐿2 = −𝑗
7√3𝜋
24
𝛾𝑅𝑜𝑝𝑡 
𝑍𝐿3 = ∞ 
(2.44) 
These impedances are plotted in Figure 2.15. All of these impedances have the same efficiency 
of class F over a large set of impedances. Therefore, this significantly wide design space 
eliminates the requirement of short to obtain the optimum efficiency; this not only reduces 
complexity but also results in a simplified methodology to design broadband continuous class 
F [2.61].  
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 Second harmonic manipulation of the current: Continuous class F-1 
Continuous class F-1 is obtained by shaping the current waveform of class F-1 whilst 
maintaining the constant voltage waveform [2.57][2.56] by placing a reactive load impedance 
(𝑍𝐿2) at the second harmonic.  
 
𝑍𝐿2 =
1
GL2
= 𝑗𝑦2 (2.45) 
In [2.57], the quadrature component of the second harmonic was added to the class F-1 current 
waveform by multiplying an extra operator 
 𝑖(𝜃) = (𝑖𝑑𝑐 − 𝑖1 cos(𝜃) + 𝑖2 cos(2𝜃) + 𝑖3 cos(3𝜃))⏟                            
𝐶𝑙𝑎𝑠𝑠 𝐹−1 
(1 − 𝜁 sin(𝜃))⏟        
𝐴𝑑𝑑𝑖𝑡𝑖𝑜𝑛𝑎𝑙 𝑡𝑒𝑟𝑚
 
(2.46) 
Where, 𝑖𝑑𝑐 = 0.37, 𝑖1 = 0.43, 𝑖2 = 0, 𝑖3 = 0.06, −1 < 𝜁 < 1 
Alternatively, the second harmonic component of current in the case of the class B mode, given 
in equation 2.21, can be eliminated to obtain the current waveform in continuous class F inverse 
[2.56] as 
 
= 𝐼𝐷𝐶 +∑𝑎𝑖n cos(𝜃) + 𝑏𝑖n sin(𝜃)
3
n=1
 (2.47) 
Where, 
 
𝐼𝐷𝐶 =
𝐼𝑚𝑎𝑥
𝜋
 (2.48) 
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Figure 2.15:  The theoretical impedances of continuous class F for Ropt=1 
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 𝑎𝑖1 = 𝐼𝑚 (
1
2
−
8
9𝜋2
) ; 𝑏𝑖1 =
4(𝑉𝑑𝑐−𝑉𝑘𝑛𝑒𝑒)
3𝜋∗𝑦2
  (2.49) 
 
 𝑎𝑖2 = 0 ; 𝑏𝑖2 =
(𝑉𝐷𝐶−𝑉𝑘𝑛𝑒𝑒)
2∗𝑦2
  (2.50) 
 
 𝑎𝑖3 =
−8𝐼𝑚𝑎𝑥
5𝜋2
 ; 𝑏𝑖3 =
4(𝑉𝐷𝐶−𝑉𝑘𝑛𝑒𝑒)
5𝜋∗𝑦2
  (2.51) 
The voltage waveform of class F-1, given in the equation below (in (2.52)), is the second 
harmonic manipulated voltage in equation (2.28) at k2 = −0.35. This value of k2 corresponds 
to the maximum voltage gain (δ(k2)), as shown in Figure 2.17 (a). 
 
𝑉𝑑(𝜃) = 𝑉𝑑𝑐 − √2(𝑉𝑑𝑐 − 𝑉𝑘) cos(𝜃) −
𝑉𝑑𝑐 − 𝑉𝑘
2
cos(2𝜃) (2.52) 
It can be seen that only the quadrature components of the current (𝑏𝑖1, 𝑏𝑖2, 𝑏𝑖3…) vary with the 
reactive impedance at the second harmonic (𝑦2) and the fundamental impedance needs to be 
adjusted according to 𝑦2 as 
 
𝑍𝐿1 =
√2(𝑉𝑑𝑐 − 𝑉𝑘)
𝐼𝑚 (
1
2 −
8
9𝜋2
) + 𝑗
4
3𝜋
(𝑉𝑑𝑐 − 𝑉𝑘)
𝑦2
 (2.53) 
The ideal voltage and current waveforms of continuous class F-1 and the corresponding required 
impedances at fundamental and second harmonic frequencies are plotted in Figure 2.16 (a) and 
(b) respectively. The current is seen to be peaking to the right or to the left depending upon 
whether the second harmonic impedance is inductive (𝑦2 > 0 ie., 𝑏𝑖2 > 0) or capacitive (𝑦2 <
0 ie., 𝑏𝑖2 < 0). All these waveforms achieve the same efficiency as class F
-1. Importantly, this 
mode does not require an open at the second harmonic frequency and the designer can choose 
from a range of impedances illustrating the flexibility in the design process. The range of 
impedances (𝑦2) of CCF
-1 is limited to waveforms such that 𝑏𝑖2 ≤ ±0.3𝑎𝑖1 [2.56] because any 
further increase in the impedance results in the peak of the drain current to exceed the maximum 
device current (Im), as can be seen from the Figure 2.16 (a) which shows the limiting case 𝑏𝑖2 =
±0.3𝑎𝑖1.  
The set of impedances in class CCF-1 design space can be traced with frequency in a clockwise 
direction at fundamental and second harmonic frequencies whereas class J or CCF will require 
counter-clockwise rotation on the Smith chart. Since the passive networks have clockwise 
impedance traces with frequency as formulated by the Foster reactance theorem [2.11], CCF-1 
is easier to realise than class J.  
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 Extended Continuum Modes  
Even though the continuum modes (class B/J continuum, CCF, and CCF-1) have a range of 
impedances to choose from, their fundamental impedances lie on a constant resistance in the 
case of class B/J continuum and CCF whereas the fundamental impedances of CCF-1 lie on a 
constant conductance circle, as seen from Figures 2.13, 2.15, and 2.16. However, designing a 
matching network to match a constant resistance or conductance is difficult if not impractical 
over a broad range of frequencies [2.55].  
 Extended CCF-1 
A series of continuous class F-1 modes [2.63][2.64] were obtained by using the generic voltage 
waveform, given in equation (2.28), by varying k2 between -0.18 and -0.35. The values of k2 
less than -0.35 are avoided, even though δ(k2) ≥ 1 as can be seen in Figure 2.17 (a), because 
the overshooting of the voltage for these values leads to reliability issues.  These extended 
series of CCF-1 have efficiencies less than class F-1 because of the decrease in the fundamental 
component of voltage. However, it still maintains a higher efficiency than class B. The family 
of the voltage and the current waveforms in extended continuous class F-1 are plotted in Figure 
2.17 (b). An alternative form of a voltage formulation for the extended continuum is proposed 
in [2.64] as  
 𝑉𝑑𝑠(𝜃) = 1 + 𝛼 cos(𝜃) + 𝛽cos (2𝜃) 
Where, 𝛼 − 𝛽 = 1 for 1 ≤ 𝛼 ≤
4
3
 
           
𝛼2
8𝛽
+ 𝛽 = 1 for √2 ≥ 𝛼 >
4
3
 
(2.54) 
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Figure 2.16:  (a) The theoretical current and voltage waveforms of continuous class F-1 (CCF-1) (b) The 
theoretical impedances of CCF-1 
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From the voltage, given in equation (2.28), and current waveforms, given equations (2.48)-
(2.51), the conductance at a fundamental frequency can be calculated as 
 
𝐺𝐿1 =
𝐼𝑚 (
1
2 −
8
9𝜋2
) + 𝑗
4
3𝜋
(𝑉𝑑𝑐 − 𝑉𝑘)
𝑦2
𝛿(𝑘2)(𝑉𝑑𝑐 − 𝑉𝑘)
 (2.55) 
The impedances required at the fundamental and second harmonic frequencies are plotted in 
Figure 2.17 (c). From the ratio of the reactive components of second and fundamental 
admittances, given in equation 2.56, it can be observed that class F-1/J mode requires a much 
higher reactive component in conductance. In other words, a less reactive component in 
impedance at a fundamental frequency is required by this mode than in class J. 
 ℑ𝑚{𝐺𝐿1}
ℑ𝑚{𝐺𝐿2}
=
3𝜋
2√2
 (2.56) 
A smaller ratio leads to a much smaller range of fundamental impedances than the class J 
continuum, as can be observed in Figure 2.17 (c).  
The output power and efficiency for extended continuous class F-1 are [2.63] 
 
𝑃𝑜𝑢𝑡 =
𝛿(𝑘2)(𝑉𝑑𝑐 − 𝑉𝑘𝑛𝑒𝑒)
2
 𝐼𝑚𝑎𝑥 (
1
2
−
8
9𝜋2
) (2.57) 
 
Figure 2.17:  (a) Magnitude of the fundamental component of voltage with k2 (b) The family of voltage 
and current waveforms of continuous class F-1 series (c)The fundamental (Zf0) and second harmonic 
impedances (Z2f0) of continuous class F-1 
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𝜂 =
𝑃𝑜𝑢𝑡
𝑃𝑑𝑐
=
𝜋𝛿(𝑘2)
2
(1 −
𝑉𝑘𝑛𝑒𝑒
𝑉𝑑𝑐
)(
1
2
−
8
9𝜋2
) (2.58) 
The efficiency of continuous class F-1 is 91% when Vk=0. Even though extended continuous 
class F-1 achieves efficiencies less than this, it can achieve high-efficiency operation over a 
broad range of frequencies as observed from Table 2.4.  
   Hybrid modes 
The continua of waveforms that exist between the two continuum modes are referred to as 
hybrid modes. These waveforms result in a design space which has a varying real part of the 
impedances at the fundamental frequency. An example of such a mode is class BJF which uses 
the design space that lies between the class B/J continuum and continuous class F [2.65]. For 
this mode, the drain current is the same as class B, given in (2.21) while the drain voltage is 
formulated as 
 𝑉𝐷𝑆 = (1 − 𝛼 cos(𝜃) + 𝛽 cos(3𝜃)) ∗ (1 − 𝛾sin (𝜃)) 
Where, 𝛼 − 𝛽 = 1 for 1 ≤ 𝛼 ≤
9
8
 
𝛼 ൤(
2
3
+
2𝛽
𝛼
)√
1
4
+
𝛼
12𝛽
൨ = 1 for 𝛼 >
9
8
 
(2.59) 
The voltage waveform of class B/J continuum and CCF are obtained for 𝛼 = 1, 𝛽 = 0 and 𝛼 =
2
√3
, 𝛽 =
1
3√3
 respectively. The values of 𝛼 lie between 1 and 
2
√3
 and choosing a value of 𝛽 which 
satisfies (2.59) results in a voltage waveforms contiguous with class B/J continuum and CCF. 
The corresponding real part of the fundamental impedance varies from Ropt (optimal load line 
Table 2.4: Performance of continuous class F and class F-1 reported in literature 
Reference 
/ year Mode Device type 
Frequency Range 
(in GHz) / 
Bandwidth (in 
%) DE (%) Psat (in dBm) 
[2.56] / 2011 Continuous class F-1 GaN HEMT 3.5/ - 65 47 
[2.92]/ 2011 Continuous F GaN HEMT 0.55 - 1.10 / 66.7 65-80 39.3-41.2 
[2.61] / 2012 Continuous F GaN HEMT 1.45 - 2.45 / 51.3 70-81 40.41-42.25 
[2.80] / 2012 Continuous F/F-1 GaN HEMT 1.30 - 3.30 / 86.9 60-83 40-41.76 
[2.75]/ 2013 Continuous F GaN HEMT 0.53 - 1.33 / 86.0 70-80 39-41.4 
[2.64] / 2016 extended Continuous F-1 GaN HEMT 2.40 - 3.90 / 47.6 62-75 39.63-41.4 
[2.63] / 2016 extended Continuous F-1 GaN HEMT 0.50 - 0.90/ 57.1 75-84 40-41.05 
Psat= Output power at saturation 
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resistance of class B) to 1.154*Ropt (optimal load impedance of class F). These waveforms are 
referred to as a series of continuous modes (SCM)  
Series of continuous inverse modes (SCIM) was proposed in [2.66] where the drain voltage is 
half sinusoidal (whereas the current waveform in SCM is half sinusoidal)  and the continuum 
of current waveforms (and the voltage waveforms in SCM) as  
 𝐼𝐷𝑆 = (1 − 𝛼 cos(𝜃) + 𝛽 cos(3𝜃)) ∗ (1 − 𝛾 sin(𝜃));   −1 ≤ 𝛾 ≤ 1 (2.60) 
 
𝑉𝐷𝑆 = 1 +
2
√2
cos(𝜃) +
1
2
cos(2𝜃) 
(2.61) 
𝛼 and 𝛽 are free parameters and the constraints on them are same as in (2.59).  The design 
space lies between the CCF-1 and the not much utilised “inverse class B/J continuum”. These 
could achieve high efficiency over fractional bandwidth as high as 120 %, as observed in Table 
2.5. 
   Resistive-resistive extension of continuum modes 
The continuum modes (Class B/J continuum, CCF, CCF-1, SCM, and SCIM) require a reactive 
component at the second harmonic frequency, which cannot be satisfied over a broad range of 
frequencies. This constraint can be overcome by extending the mode by including a resistive 
component at the second harmonic frequency that theoretically lies on the Γ=1 circle on the 
Smith chart [2.67] to sacrifice the efficiency.  
Table 2.5: Performance of SCM and SCIM based amplifiers reported in the literature 
Reference 
/ year Mode Device type 
Frequency Range 
(in GHz) / 
Bandwidth (in %) DE (%) Psat (in W) 
[2.65]/ 2014 SCM GaN HEMT 1.4-2.7/ 63.4 70.4-78.3 10.7-16.6 
[2.68]/ 2015 SCM GaN HEMT 1.6-2.8/ 54.5 70.3-81.9 10.2-17.8 
[2.66]/2016 SCIM GaN HEMT 3.2-3.7/14 70-83 10.5-16 
[2.69]/2018 SCM GaN HEMT 0.8-3.2/120 57-74 9.3-19.5 
[2.70]/2019 SCM 
GaN HEMT 
(MMIC) 4.2-7.0/ 50 44-52 2.6-4.4 
[2.70]/2019 SCM 
GaN HEMT 
(MMIC) 4.6-6/ 26.4 45-54 2.95-4.17 
Psat= Output power at saturation 
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   Resistive-Resistive Class J 
An analysis into the effect of lossy second harmonic impedance on the performance of class J 
was presented in [2.71] through a formulation which is validated by experiments on a GaN 
HEMT device. The formulation of voltage is given by 
 𝑉𝐽 = (1 − cos (𝜃) )⏟       
𝐶𝑙𝑎𝑠𝑠 𝐵
  (1 − 𝛼sin (𝜃) )⏟        
𝑟𝑒𝑎𝑐𝑡𝑖𝑣𝑒 𝐶𝑙𝑎𝑠𝑠 𝐽 𝑡𝑒𝑟𝑚 
  (1 + 𝛽cos (𝜃) )⏟        
𝑟𝑒𝑠𝑖𝑠𝑡𝑖𝑣𝑒 𝐶𝑙𝑎𝑠𝑠 𝐽 𝑡𝑒𝑟𝑚
 
(2.62) 
The impedance required to generate this waveform is given by 
 
𝑍𝑓𝑢𝑛𝑑 = ((1 − 𝛽) − 𝑗𝛼 (1 −
𝛽
4
))𝑅𝑜𝑝𝑡 (2.63) 
 
𝑍𝑠 = (𝛽 + 𝑗𝛼(1 − 𝛽))
3𝜋
8
𝑅𝑜𝑝𝑡   (2.64) 
These impedances are plotted in Figure 2.18(a). It can be observed that the resistance at the 
fundamental frequency needs to be reduced due to the increase in losses at the second harmonic 
frequency. This is to maintain an appropriate phase between the fundamental and second 
harmonic frequencies. The output power and efficiency can be calculated from equations (2.62) 
and (2.21) as 
 𝑃𝑟𝑓 =
𝜋
4
(1 − 𝛽)𝑉𝐷𝐶𝐼𝐷𝐶 (2.65) 
 
𝜂𝐷 =
𝜋(1 − 𝛽)
2(2 − 𝛽)
 (2.66) 
It can be noted that an efficiency greater than 70% can be maintained as long as 𝛽 < 0.2 from 
the plot of efficiency with 𝛽 shown in Figure 2.18(b). This efficiency can be achieved even 
with a resistance as high as ~11Ω at the second harmonic frequency. Even though the resistive 
extension degrades the efficiency, the resistive extension has enabled the authors to design a 
multi-octave amplifier operative over a frequency range of 0.4 GHz - 2.7 GHz [2.72].  
 Resistive-Resistive CCF 
An extension to the CCF mode to widen the design space and the effect of the lossy second 
harmonic termination is studied in [2.55]. The formulation of this extended mode is given by 
 𝑉𝐶𝐶𝐹 = (1 − 𝛼 cos(𝜃))
2(1 + 𝛽 sin(𝜃))(1 − 𝛾 sin(𝜃)) 
Where, 0.75 ≤ 𝛼 ≤ 1.5, 
𝛼
2
≤ 𝛽 ≤
𝛼
1.4
, and −1 ≤ 𝛾 ≤ 1 (2.67) 
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Comparing (2.67) with the voltage of CCF given in (2.43), it is seen that 𝛼 and 𝛽 are the new 
free parameters and 𝛼 =
2
√3
 and 𝛽 =
1
√3
  results in CCF. Increasing 𝛼 and 𝛽 increases the real 
part of the impedances at the fundamental and second harmonic frequencies respectively, 
resulting in a larger design space for amplifier design. However, as the value of 𝛼 and 𝛽 depart 
from those of CCF, both efficiency and output power decreases. The efficiency remains above 
78.5% (ie., above class B) if 𝛼 and 𝛽 lie in the range given in (2.67) [2.55]. Alternatively, the 
resistive second harmonic for CCF can also be formulated similar to the resistive extension of 
class B/J continuum in (2.62) as [2.73] 
 
𝑉𝐶𝐶𝐹 = (1 −
2
√3
cos(𝜃))
2
(1 +
1
√3
cos(𝜃)) (1 − 𝛾 sin(𝜃))
⏟                                
𝑉𝑜𝑙𝑡𝑎𝑔𝑒 𝑓𝑜𝑟𝑚𝑢𝑙𝑎𝑡𝑖𝑜𝑛 𝑜𝑓 𝐶𝐶𝐹
∗ (1 + 𝛿 cos(𝜃)) 
Where, 0 ≤ 𝛿 ≤ 1, and −1 ≤ 𝛾 ≤ 1 
(2.68) 
As 𝛿 increases from 0 to 1, the resistive component of the fundamental load impedance 
decreases and the resistive component of the second harmonic impedance increases, resulting 
in an increase in the design space. The resulting impedances at the fundamental and second 
harmonic frequencies and the corresponding efficiency as 𝛿 is varied is shown in Figure 2.19.  
However, the efficiency decreases as 𝛿 increases and it remains above that of class B (78.5%) 
for 𝛿 > 0.36 [2.73]. The major benefit of this formulation is that the second harmonic and 
fundamental impedances have the same resistive part for 𝛿 = 0.54 which allows the design of 
multi-octave amplifiers [2.74] [2.75].  
 
Figure 2.18:  (a) The fundamental impedances of class J with resistive loading at second harmonic 
frequency (b) Deterioration of efficiency due to losses in second harmonic. 
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 Resistive-resistive SCM and SCIM 
More advanced modes such as the resistive-reactive extension of the Series of Continuous 
Modes (SCM) [2.65] and Series of Inverse Continuous Modes (SICM) [2.64] represent further 
evolutions of this approach that is gaining increasing popularity [2.75]–[2.78]. These design 
spaces are easily defined by phase-shifted waveforms in hybrid continuous modes of voltage 
shifted waveforms that enable the second harmonic terminations to have both real and 
imaginary parts [2.79]. The design space corresponding to the modes discussed is plotted in 
Figure 2.20.  
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Figure 2.19:  (a) The fundamental impedances of CCF with resistive loading at second harmonic 
frequency (b) Deterioration of efficiency due to losses at second harmonic. 
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Figure 2.20:  Design space of class B/J continuum, CCF, CCF-1, Class BJF (SCM), Resistive-resistive 
SCM/CCF, and Resistive-resistive SCIM/CCF-1 (a) Load impedances at fundamental frequencies (b) 
Load impedances at second harmonic frequencies. 
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 Mode transferring: 
Some amplifier designs exploit mode transfer ie., design the amplifier in one class for a certain 
range of frequencies and a different class for the remaining range of frequencies. An example 
of this is an amplifier designed to operate in CCF-1 for frequencies between 1.3-2.3 GHz and 
in CCF for a higher band of frequencies 2.3-3.3 GHz by setting an appropriate drain bias 
voltage [2.80]. This mode transfer concept between CCF and CCF-1 has been used for the 
design of 23.5-41 GHz power amplifier intended for the use of 5G application [2.81]. At an 
extreme, an amplifier is designed to transfer the mode to classes F, F-1, J, J* and B at selected 
frequencies, which corresponds to LTE and 3G bands in the frequency range of 1.9 GHz to 2.7 
GHz [2.82].  
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  Tools to design an RF power amplifier: Device 
characterization and EM simulations 
 Introduction 
A typical amplifier design flow consists of two steps: calculation of optimum source and load 
impedances and design of the matching network. The optimum impedance can be obtained 
using a load-pull/source-pull measurement of the device. In the load-pull/source-pull 
technique, the impedance presented to the device is swept through a range of values and the 
performance of the device (the output power, efficiency, etc.,) for each of the impedances is 
obtained. The impedances which meet the design specification are selected and the matching 
network is designed to match these impedances. Although the load-pull measurements provide 
accurate optimum impedances[3.1], the application of this approach is limited to fundamental 
frequency as a large combination of harmonic impedances leads to exorbitant to large sweep 
times [3.2].  
Another approach that is of interest is waveform engineering, in which the impedances are 
chosen to obtain the voltage and current waveforms required for a particular mode. The 
waveforms provide additional insight into the operation of the amplifier. Apart from that, the 
major advantage of this approach over the load-pull technique is that the optimal impedances 
at fundamental and harmonic frequencies are predicted simultaneously, as we have seen in 
chapter 2. However, the theoretical formulation of the waveforms does not consider the 
influence of parasitics and the non-linearities of a transistor (mainly non-linear capacitors and 
device IV). Therefore analytical expressions were derived by our group [3.3]–[3.6] for class B 
and class AB which takes into account the influence of parasitics and device IV. However, 
deriving such expressions for non-linear capacitances is cumbersome, even considering one 
non-linear capacitance (non-linear input capacitance)[3.7].  Alternatively, non-linear 
capacitors can be simulated in a non-linear simulator while the influence of device IV can be 
obtained from measurement [3.8] or from the simulation of the current generator[3.9]. The 
former has only been demonstrated for fundamental frequency whereas the latter requires 
extraction of device model consisting of at least 80 parameters from the measurement.  
To simplify the design process, waveform engineering is often coupled with load-pull and this 
design approach consists of the following four steps: 
1) Obtain the theoretical impedances corresponding to the voltage and current waveform 
of the chosen mode from the formulation at the intrinsic plane.  
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2) Calculate the impedances at the extrinsic plane corresponding to the impedances in step 
1. This process is called “embedding”. An approximate parasitic model of the device 
consisting of the parasitics at the drain terminal is embedded. 
3) Perform load-pull simulation/measurement around the impedance values obtained in 
step 2. 
4) Design the matching network for impedances in step 3 and optimize further via EM 
simulations. 
This approach can be considered as an extension of the load-pull technique wherein step 1 
minimizes the number of impedances at the fundamental and harmonic frequencies that need 
to be swept in step 3. Such an approach using expensive load-pull equipment used in 
conjunction with waveform measurement setup has been demonstrated in the design of 
broadband and high-efficiency amplifiers [3.2][3.10][3.11][3.12]. This approach has also been 
demonstrated using a transistor model. However, in this case, the accuracy of the design 
approach depends on the accuracy of the model. 
In this work, we utilize the transistor model from the vendor for the design process. Simulation 
of the non-linear models of the device in a CAD environment allows multiple design iterations 
to be performed without having to fabricate an actual amplifier. Additionally, the vendor model 
of the transistor (CGH40010F) used in this work provides the intrinsic current and voltage 
waveforms which are necessary to confirm the class of the power amplifier; simplifying the 
design process. However, calculating the extrinsic impedances corresponding to the required 
intrinsic waveforms ie.., “embedding” in step 2, requires approximate values of the parasitic 
elements of the equivalent circuit of the transistor. In this chapter, we present the extraction 
process by which the approximate values of the parasitics used in this work are obtained. We 
then explain the embedding process and discuss its accuracy. The extraction presented in this 
chapter is based on the work done by our group in [3.5], [3.13], [3.14]. 
Another critical step in amplifier design is performing EM simulations of its layout viz., step 
4. The device models can be simulated along with the electromagnetic (EM) simulations of the 
layout allowing to fine-tune the amplifier performance before fabrication. Because of the ease 
of integration with transistors, microstrip technology is used for the realization of the layout. 
Electromagnetic simulations can accurately predict the performance of microstrip lines and 
hence is indispensable in the design of the amplifier. This chapter also presents the simulation 
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results of a matching network [3.10], a class AB amplifier designed by our group, and a class 
J amplifier [3.15] to demonstrate the process. 
 Extraction of parasitic elements of a GaN device 
A 16-element small-signal equivalent circuit of a GaN device at a bias point is shown in figure 
3.1. This approximate model is obtained by replacing the non-linear parasitics (intrinsic 
capacitances (Cgs, Cgd, and Cds) and Gds by linear capacitance and Gds with values 
corresponding to those at the bias point. Additionally, the non-linear current generator is 
replaced by a voltage controlled current source with a transconductance at the bias point. This 
approximates the device model in figure 2.4 in chapter 2 and is applicable for low input power 
levels.  
 The small-signal equivalent model of a transistor may be extracted from its S-parameters at 
the bias point by optimizing the component values until the s-parameters of the model matches 
with s-parameters [3.16]. The optimal values of the component obtained by this approach will 
depend on the optimization method, error function and the starting values [3.17].  
On the other hand, we utilize a GaN HEMT extraction process which consists of the Dambrine 
extraction procedure and minor tweaking of some elements of the model which consists of the 
following two steps [3.17]: 
 
Figure 3.1:  The equivalent circuit of the transistor below pinch off. 
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1) Extraction of the extrinsic parasitic element from the s-parameters of the device at cold 
condition (Vds=0). The extrinsic pad capacitances are extracted from cold pinch-off 
condition (Vgs < Vth and Vds = 0). At this condition, the equivalent circuit of a device is 
simplified as the intrinsic device can be represented with a 𝜋 network of three capacitors 
(Cgs, Cgd, and Cds) [3.17][3.18], as shown in figure 3.2. Whereas the extrinsic resistances 
and inductors are extracted from cold forward condition (Vgs>Vth and Vds=0). 
2)  The extraction of the intrinsic parameters from the s-parameters of the device biased 
at the quiescent point (Vds = Vdsq and Vgs = Vgsq). 
 
 Extraction of extrinsic pad capacitances (which including package parasitics) 
For low frequencies (below 1 GHz), the effect of inductors and resistors can be neglected 
[3.18][3.19]. The equivalent circuit of the device at cold pinch-off condition is as shown in 
figure 3.3. 
Imaginary parts of the Y parameters of the device are related to capacitances as  
 𝐼𝑚(𝑌11) = 𝑗𝜔(𝐶𝑝𝑔 + 𝐶𝑔𝑠 + 𝐶𝑔𝑑) = 𝑗𝜔(𝐶𝑔𝑠0 + 𝐶𝑔𝑑) (3.1) 
 𝐼𝑚(𝑌12) = −𝑗𝜔𝐶𝑔𝑑 (3.2) 
 𝐼𝑚(𝑌22) = 𝑗𝜔(𝐶𝑝𝑑 + 𝐶𝑑𝑠 + 𝐶𝑔𝑑) = 𝑗𝜔(𝐶𝑑𝑠0 + 𝐶𝑔𝑑) (3.3) 
Where the total capacitance between the gate-source terminals and drain-source terminals are 
denoted by 𝐶𝑔𝑠0 and 𝐶𝑑𝑠0, given by: 
 
Figure 3.2:  The equivalent circuit of the transistor below pinch off. 
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 𝐶𝑔𝑠0 = 𝐶𝑔𝑠 + 𝐶𝑝𝑔 (3.4) 
 𝐶𝑑𝑠0 = 𝐶𝑑𝑠 + 𝐶𝑝𝑑 (3.5) 
The capacitances 𝐶𝑔𝑑, 𝐶𝑔𝑠0 and 𝐶𝑑𝑠0 can be extracted from the slope of the Y parameters of the 
device with frequency, 𝜔. The extraction of these capacitances for the vendor model of 
CGH40010 device is shown in figure 3.4. However, the 4 unknown capacitances cannot be 
evaluated using the two relations given in equations (3.4) and (3.5). Cpd is assumed to be equal 
to Cpg owing to the symmetrical gate and drain pads in GaN HEMTs [3.18][3.20][3.19] and 
this assumption is assumed in the extraction of CGH40010 [3.5]. The additional relationships 
between the capacitances such as the ratio of capacitances can be used [3.20]. However, these 
ratios between capacitances are related to the structure of the device and are not universal and 
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Figure 3.4:  Extraction of the branch capacitors (𝐶𝑑𝑠0, 𝐶𝑔𝑠0, and 𝐶𝑔𝑑) from the simulated Y-parameters 
of the device at cold pinch-off condition (𝑉𝑔𝑠 < Vth and 𝑉𝑑𝑠 = 0 𝑉)  
 
 
Figure 3.3:  Equivalent circuit at cold forward condition 
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hence cannot be applied to different devices [3.19]. To extract the extrinsic capacitances, 
instead, we use a simplified version of the TECR (Technology-related Empirical capacitance 
ratios) algorithm [3.18][3.20] shown in figure 3.5.  
In this algorithm, the pad capacitances (Cpd and Cpg) are swept and the error (𝜖𝑆) between the 
S-parameter of the equivalent circuit (𝑆𝑀) in figure 3.2 and the S-parameter of the vendor 
model under cold pinch-off condition (𝑆𝑉) is calculated. The pad capacitances that result in the 
minimum error (𝜖𝑆) is selected as the value of the capacitance. The error (𝜖𝑆) is defined as 
[3.20]  
 
𝜖𝑆 =
1
𝑁
∑||𝜖∗(𝑓𝑛)||1
𝑁
𝑛=1
 (3.6) 
Extract Cgd, Cds0, and Cgs0 
(refer section 3.2.1) 
Cpg=Cpd (assumption 1) 
De-embed Ls, Ld, and Lg, and 
Extract Rs, Rg, and Rs  
( refer section 3.2.3) 
Evaluate the S-parameters of the 
model in figure 3.2 (𝑆𝑀) 
Calculate the 𝜖𝑆 
from (3.6)   
Cpd > Cds0/2 
(Or) Cpg>Cgs0/2 
Increment Cpd  
end 
No 
𝐶𝑝𝑑 = 0, 𝐶𝑝𝑔 = 0 
 𝐶𝑑𝑠 = 𝐶𝑑𝑠0 − 𝐶𝑝𝑑 
𝐶𝑔𝑠 = 𝐶𝑔𝑠0 − 𝐶𝑝𝑔 
Figure 3.5:  The flow chart of the algorithm used for extraction of the pad capacitances. 
De-embed 𝐶𝑝𝑔 and 𝐶𝑝𝑔, and  
Extract Ls, Ld, and Lg 
(refer section 3.2.2) 
Yes 
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Where 𝑁 denotes the total number of data points, 𝑓𝑛 denotes the frequency of the nth data point 
and the error between S-parameters 𝑆𝑉 and 𝑆𝑀 at the frequency 𝑓𝑛 is defined as 
 
𝜖∗(𝑓𝑛) =
[
 
 
 
 
 
Δ𝑆11(𝑓𝑛)
1 + |𝑆11
𝑉 (𝑓𝑛)|
Δ𝑆12(𝑓𝑛)
max (𝑆21
𝑉 (𝑓𝑛), 𝑆12
𝑉 (𝑓𝑛))
Δ𝑆21(𝑓𝑛)
max(𝑆21
𝑉 (𝑓𝑛), 𝑆12
𝑉 (𝑓𝑛))
Δ𝑆22(𝑓𝑛)
1 + |𝑆22
𝑉 (𝑓𝑛)| ]
 
 
 
 
 
 (3.7) 
Where, 
 ΔSij = |𝑅𝑒(𝑆𝑖𝑗
𝑉(𝑓𝑛) − 𝑆𝑖𝑗
𝑀(𝑓𝑛))| + |𝐼𝑚(𝑆𝑖𝑗
𝑉(𝑓𝑛) − 𝑆𝑖𝑗
𝑀(𝑓𝑛))| (3.8) 
The output of the TECR algorithm ie., 𝜖𝑆 as pad capacitance is varied from 0 to 600 fF is plotted 
in figure 3.6. Based on this plot, the values of Cpg and Cpd are chosen as 0.460 pF. Only the 
extraction of the pad capacitance is different from the extraction procedure utilised by our 
group in [3.5] whereas the extraction of the extrinsic inductances and resistance is the same 
reported in [3.5].  
 Extraction of extrinsic inductance 
The extrinsic inductances are extracted from the S-parameters under cold forward (Vds=0 and 
Vgs>Vpinchoff) condition [3.19]. The equivalent circuit of the device under this condition after 
de-embedding the pad capacitances is shown in figure 3.7. The Pi configuration of the intrinsic 
capacitances is converted into a T configuration to ease the extraction process. 𝑅𝑐ℎ in the figure 
denotes the channel resistance.  
0 200 400 600
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Figure 3.6: Error (𝜖𝑆) as the pad capacitance varied from 0 pF to 660 fF (=Cds0/2 ). The S-parameters 
of the device at cold pinch-off condition (𝑉𝑔𝑠 < Vth and 𝑉𝑑𝑠 = 0 𝑉)  
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The Z-parameters of this equivalent circuit can be expressed as 
 
𝑍11 = 𝑅𝑠 + 𝑅𝑔 +
𝑅𝑐ℎ
2
+ 𝑗 [𝜔(𝐿𝑠 + 𝐿𝑔) −
1
𝜔𝐶𝑔
−
1
𝜔𝐶𝑠
] 
(3.9) 
 
𝑍12 = 𝑍21 = 𝑅𝑠 +
𝑅𝑐ℎ
2
+ 𝑗 ൤𝜔𝐿𝑠 −
1
𝜔𝐶𝑠
൨ (3.10) 
 
𝑍22 = 𝑅𝑑 + 𝑅𝑠 + 𝑅𝑐ℎ + 𝑗 ൤𝜔(𝐿𝑠 + 𝐿𝑑) −
1
𝜔𝐶𝑠
−
1
𝜔𝐶𝑑
൨ (3.11) 
Extrinsic inductances 𝐿𝑠, 𝐿𝑔and 𝐿𝑑 can be determined from the slope of 𝜔𝐼𝑚(𝑍𝑖𝑗) plotted 
against 𝜔2 as shown in figure 3.8.  
 Extraction of resistances 
 There are four unknown resistances in equations (3.7)-(3.9), but only three relationships can 
be obtained by equating real parts of these equations. This has been overcome in the 
formulation proposed in [3.18]. First, extrinsic capacitances and inductances are de-embedded 
from the measured s-parameters to obtain the Z parameter 𝑍𝑅𝑐𝑜𝑙𝑑. The 𝑍𝑅𝑐𝑜𝑙𝑑 can be related to 
extrinsic resistances as [3.18] 
 𝑅𝑒(𝑍22
𝑅𝑐𝑜𝑙𝑑)
𝐼𝑚(𝑍22
𝑅𝑐𝑜𝑙𝑑)
𝜔 ≈ −
1
𝐶𝑐ℎ𝑅𝑐ℎ
+
𝜔
𝐼𝑚(𝑍22
𝑅𝑐𝑜𝑙𝑑)
(𝑅𝑑 + 𝑅𝑠) (3.12) 
 𝑅𝑒(𝑍12
𝑅𝑐𝑜𝑙𝑑)
𝐼𝑚(𝑍22
𝑅𝑐𝑜𝑙𝑑)
𝜔 ≈ −
𝛽
𝐶𝑐ℎ𝑅𝑐ℎ
+
𝜔
𝐼𝑚(𝑍22
𝑅𝑐𝑜𝑙𝑑)
𝑅𝑠 (3.13) 
 𝑅𝑒(𝑍11
𝑅𝑐𝑜𝑙𝑑)
𝐼𝑚(𝑍22
𝑅𝑐𝑜𝑙𝑑)
𝜔 ≈ −
𝛼
𝐶𝑐ℎ𝑅𝑐ℎ
+
𝜔
𝐼𝑚(𝑍22
𝑅𝑐𝑜𝑙𝑑)
(𝑅𝑔 + 𝑅𝑠) (3.14) 
 
Figure 3.7:  Equivalent circuit at cold forward condition 
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Rs can be obtained from the slope of 
𝑅𝑒(𝑍12
𝑅𝑐𝑜𝑙𝑑)
𝐼𝑚(𝑍22
𝑅𝑐𝑜𝑙𝑑)
𝜔 plotted against 
𝜔
𝐼𝑚(𝑍22
𝑅𝑐𝑜𝑙𝑑)
. Similarly, Rd and Rg 
can be obtained from the slopes of 
𝑅𝑒(𝑍22
𝑅𝑐𝑜𝑙𝑑)
𝐼𝑚(𝑍22
𝑅𝑐𝑜𝑙𝑑)
𝜔 and 
𝑅𝑒(𝑍11
𝑅𝑐𝑜𝑙𝑑)
𝐼𝑚(𝑍22
𝑅𝑐𝑜𝑙𝑑)
𝜔 respectively. The extraction of 
the resistances is shown in figure 3.9.  
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Figure 3.8:  Extraction of the inductances (𝐿𝑑, 𝐿𝑔, and 𝐿𝑠) from the simulated Z-parameters of the 
device at cold forward condition (𝑉𝑔𝑠 > Vth  and 𝑉𝑑𝑠 = 0 𝑉). For this figure, Cpd=Cpg=460 pF is used. 
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Figure 3.9:  Extraction of the resistance from the simulated Z-parameters of the device at the cold 
forward condition (𝑉𝑔𝑠 > Vth  and 𝑉𝑑𝑠 = 0 𝑉). The pad capacitances and extrinsic inductances 
obtained in figures 3.6 and 3.8 respectively are de-embedded. 
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 Extraction of intrinsic parameters 
The calculated extrinsic elements are de-embedded from the S-parameters of the device at the 
bias point to obtain the Y parameters of the intrinsic device. The equivalent circuit of the 
intrinsic device is shown in figure 3.10.  
The Y parameters of the intrinsic device (Yi) can be expressed as [3.17]  
 
𝑌11
𝑖 =
𝑅𝑖𝐶𝑔𝑠
2 𝜔2
𝐷
+ 𝑗𝜔 (
𝐶𝑔𝑠
𝐷
+ 𝐶𝑔𝑑) 
𝑌12
𝑖 = −𝑗𝜔𝐶𝑔𝑑 (3.15) 
 
𝑌21
𝑖 =
𝑔𝑚 exp(−𝑗𝜔𝜏)
1 + 𝑗𝑅𝑖𝐶𝑔𝑠𝜔
− 𝑗𝜔𝐶𝑔𝑑 
𝑌22
𝑖 = 𝑔𝑑𝑠 + 𝑗𝜔(𝐶𝑑𝑠 + 𝐶𝑔𝑑) (3.16) 
Where 𝐷 = 1 + 𝜔2𝐶𝑔𝑠
2 𝑅𝑖
2. 
Since 𝜔2𝐶𝑔𝑠
2 𝑅𝑖
2 ≈ 0 for low frequencies [3.18][3.17], the admittance (𝑌𝑔𝑠, 𝑌𝑔𝑑, 𝑌𝑔𝑚, and 𝑌𝑑𝑠) 
of the branches of the equivalent circuit can be approximated as 
 𝑌𝑔𝑠 = 𝑌11
𝑖 + 𝑌12
𝑖 ≈ 𝑅𝑖𝐶𝑔𝑠
2 𝜔2 + 𝑗𝜔𝐶𝑔𝑠 
(3.17) 
 𝑌𝑔𝑑 = −𝑌12
𝑖 = 𝑗𝜔𝐶𝑔𝑑 
(3.18) 
 
𝑌𝑔𝑚 = 𝑌21
𝑖 − 𝑌12
𝑖 =
𝑔𝑚 exp(−𝑗𝜔𝜏)
1 + 𝑗𝑅𝑖𝐶𝑔𝑠𝜔
 (3.19) 
 𝑌𝑑𝑠 = 𝑌22
𝑖 + 𝑌12
𝑖 = 𝑔𝑑𝑠 + 𝑗𝜔𝐶𝑑𝑠 
(3.20) 
The individual elements from equations were separated as [3.18][3.19] 
 
Figure 3.10:  The equivalent circuit of the intrinsic device  
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𝜔𝐶𝑔𝑠 ≈
|𝑌𝑔𝑠|
2
𝐼𝑚(𝑌𝑔𝑠)
= (𝐼𝑚(𝑌11) + 𝐼𝑚(𝑌12))(1 +
(𝑅𝑒(𝑌11) + 𝑅𝑒(𝑌12))
2
(𝐼𝑚(𝑌11) + 𝐼𝑚(𝑌12))
2) (3.21) 
 
𝜔𝐶𝑔𝑑 = 𝐼𝑚(𝑌𝑔𝑑) = −𝐼𝑚(𝑌12
𝑖 ) (3.22) 
 
𝜔𝐶𝑑𝑠 = 𝐼𝑚(𝑌𝑑𝑠) = 𝐼𝑚(𝑌22) + 𝐼𝑚(𝑌12) (3.23) 
 
𝑔𝑑𝑠 = 𝑅𝑒(𝑌𝑑𝑠) = 𝑅𝑒(𝑌22) + 𝑅𝑒(𝑌12) (3.24) 
 
𝜔𝑅𝑖 =
1
𝐶𝑔𝑠
(
𝑅𝑒(𝑌𝑔𝑠)
𝐼𝑚(𝑌𝑔𝑠)
) =
𝑅𝑒(𝑌11) + 𝑅𝑒(𝑌12)
𝐶𝑔𝑠(𝐼𝑚(𝑌11) + 𝐼𝑚(𝑌12))
 (3.25) 
Using the approximation that 𝜔2𝐶𝑔𝑠
2 𝑅𝑖
2 ≈ 0 for low frequencies, following [3.18], 𝑔𝑚 and 𝜏 
can be obtained from the relationships:  
 
(
1
𝑔𝑚
)
2
𝜔2 =
1
𝐶𝑔𝑠
2 |
𝑌𝑔𝑠
𝑌𝑔𝑚
|
2
 (3.26) 
 
𝜔𝜏 = −𝑝ℎ𝑎𝑠𝑒 (𝑗𝜔𝐶𝑔𝑠 (
𝑌𝑔𝑚
𝑌𝑔𝑠
)) 
(3.27) 
The extraction process of Cgs, Cds, Cgd, gds, Ri, gm, and 𝜏 of vendor model of CGH40010 at 
Vds=28 V and IDSq= 150mA is illustrated in figure 3.11. The parasitic elements Cpd, Cpg, Ls, Ld, 
Lg, Rs, Rd, and Rg, obtained in figures 3.6, 3.8, and 3.9, were de-embedded from the S-
parameters of the vendor model.  
The extracted elements values need to be optimized to achieve a better match between the S-
parameters of the equivalent model and vendor model [3.5][3.18]. Rather than optimizing all 
the components in a single optimization step, we optimize elements in an eight-step procedure 
shown in Table 3.1 [3.16]. This partitioning of the optimization problem into steps is based on 
the relative sensitivity of the S-parameter to the variation of elements. For example, the output 
reflection coefficient of the device (S22) is the most sensitive to a change in Rds and Cds [3.21] 
and hence, when these two elements are varied or optimized, the target is to minimize the error 
in S22. In each step, a selected combination of components, shown in Table 3.1, is varied to 
find a least-squares fit of an S-parameter of the equivalent model with the S-parameter of the 
vendor model. These steps are performed in sequential order and repeated until the average 
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relative percentage error between the S-parameters of the vendor model and equivalent model 
(𝐸𝑟𝑒𝑙) is minimized.  𝐸𝑟𝑒𝑙 is calculated as  
 
𝐸𝑟𝑒𝑙 =
1
4𝑁
∑∑∑
|𝑆𝑖𝑗
𝑉(𝑓𝑛) − 𝑆𝑖𝑗
𝑀(𝑓𝑛)|
|𝑆𝑖𝑗
𝑉(𝑓𝑛)|
𝑁
𝑛=1
2
𝑗=1
2
𝑖=1
 (3.28) 
Where, 𝑓𝑛 denotes the nth sampling frequency.  
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Figure 3.11:  The extraction of intrinsic component value from the S-parameter at the bias VDSq=28 V, 
IDSq=150 mA (a) gm (b) Cgs(c) Cgd(d) Cds(e) Ri (f) τ (g) Gds 
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TABLE 3.1: EIGHT STEPS IN THE ITERATIVE ROUTINE USED FROM OPTIMIZING THE COMPONENT VALUES 
Step Elements optimized S-parameter fitted Frequency range 
1 Rds, Cds S22 All 
2 Cgs S11 all 
3 Cgd, Rs S12 all 
4 gm S21 all 
5 Rd, Ld, Cpd S22 upper half 
6 Rg, Lg, Cpg, Ri S11 upper half 
7 Ls S12 upper half 
8 𝜏 S21 upper half 
The extracted parasitic elements before and after optimization are summarized in Table 3.2. 
The percentage change of Rs and Ls is the highest because of the shortfall of the extraction 
process [3.5]. The large percentage change in 𝜏 and Ri can be attributed to error propagation as 
their accuracy depends on the accuracy of Cgs.  𝐸𝑟𝑒𝑙 before and after optimization are 8% and 
5.9% respectively over the frequency range 0.5 GHz to 6 GHz. The S-parameters of the 
extracted equivalent model after optimization and the vendor model over the frequency range 
0.5 GHz to 6 GHz are plotted in figure 3.12. It is seen that they are in close agreement.   
 Extraction of intrinsic elements at gate and drain voltages other than the bias point 
Non-linear capacitances are extracted from the vendor model of CGH40010 as they were 
required for a qualitative study in chapter 5. S-parameters of the device are generated for the 
gate and drain voltages in the range of -4 to -1 V and 0 V and 28 V. The extrinsic elements in 
Table 3.1 are de-embedded to obtain Y-parameters (Ym) of the intrinsic device. Rather than 
extracting the intrinsic component by data-fitting followed by optimization, we have used 
analytical expressions for the intrinsic component value that minimizes the l2  norm of the error 
between the equivalent model and vendor model [3.22][3.23]. This is because the extraction 
method based on analytical expressions provides values in a single step and is easier to program 
in Matlab. The analytical expressions were given as[3.22][3.23]: 
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∑ 𝑅𝑒(𝑌𝑔𝑠,𝑘
𝑚 )𝑘
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However, these expressions are derived for a transistor operating as a voltage-controlled 
current source. Hence for the extraction of bias point for which device is off (Vgs<Vth), data 
fitting as in section 3.2.4 is used. The extracted Cgs, Cgd, and Cds are plotted in figure 3.13. 
TABLE 3.2: The extracted parasitic components of the equivalent model from the 
vendor model of CGH40010 at Idsq=150 mA and Vdsq=28 V  
  Cpg (in pF) Cpd (in pF) Ls (in nH) Ld (in nH) Lg (in nH) 
Before 
Optimization 
0.460 0.460 0.0020 0.812 0.794 
After 
Optimization 
0.404 0.404 0.0040 0.790 0.798 
% Change -12.2 -12.2 100.0 -2.7 0.5 
  Rs (in Ω) Rd (in Ω) Rg (in Ω) Cgs (in pF) Cds (in pF) 
Before 
Optimization 
0.060 1.486 0.793 6.982 0.896 
After 
Optimization 
0.040 1.280 0.616 7.332 1.100 
% Change -33.3 -13.9 -22.3 5.0 22.8 
  Cgd (in pF) Rds (in Ω) Gm (in S) Ri (in Ω) Tau (in ps) 
Before 
Optimization 
0.234 126.582 0.565 0.640 1.845 
After 
Optimization 
0.215 113.730 0.581 0.370 2.003 
% Change -8.1 -10.2 2.9 -42.2 8.6 
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Figure 3.12:  The S-parameters of the equivalent model after optimization and the S-parameters of 
vendor model at Vdsq=28 V and Idsq=150 mA  
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Since these non-linear capacitances are required only for qualitative analysis, we have not 
performed the optimization as in section 3.2.4 to improve the accuracy of the extracted 
component values. For all the amplifier simulation during design in this thesis, we have used 
the existing vendor model.  
 Embedding and De-embedding procedure 
The simulation using the vendor models are performed at the device plane whereas 
theoretically calculated impedances are at the current generator plane of the device. Hence the 
obtained impedances need to be translated to the current generator plane to obtain the 
corresponding impedances at the extrinsic plane. This is referred to as “embedding”. In a 
similar fashion, the impedance at the extrinsic plane of the device needs to be translated to the 
intrinsic plane to confirm the class of amplifier, which is referred to as “de-embedding”.   
The approximated parasitic model consisting of Cds, Rd, Ld, and Cpd, shown in figure 3.14, at 
the drain of the device is used [3.10][3.24][3.25] to gain access to the current generator plane. 
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Figure 3.13:  Extracted values of (a) Cgd (b) Cds (c) Cgs from the vendor model for Vgs between -2 V 
and -3 V and Vds between 0 V and 28 V.  
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This is valid because Cgd is one order of magnitude less than Cds and, Ls and Rs are negligibly 
small, as can be seen from Table 3.2. However, this parasitic model consists of only 4 elements 
resulting in an error from the actual value. However, it is favoured because of its simplicity 
and has been extensively used in the design of continuum-based amplifiers. Additionally, the 
aim is to estimate approximately the impedances at which load-pull needs to be performed.  
For the de-embedding process, the approximate parasitic network is simulated by placing the 
load Zextrinsic at the package plane to obtain the corresponding impedance at the intrinsic plane. 
Vendor models (from Cree) provide the current and voltage waveforms at the intrinsic current 
generator plane, upon simulating the model with Zextrinsic. In this case, accurate Zintrinsic can be 
obtained directly from the model itself. Nevertheless, the estimation of Zintrinsic is required for 
a real device or in the simulation if the model does not provide access to the internal waveforms.  
The embedding can be performed in a CAD design environment by using the negated version 
of the parasitic model ie., using the negative value for the parasitics, as shown in figure 3.14 
[3.10]. The Zextrinsic can be calculated from the simulation of this negated version of the network 
with Zintrinsic at the current generator plane. This process of embedding is required even with 
the cree models, as they do not allow to place the impedance at the intrinsic plane.  
An example of the embedding and de-embedding process is illustrated using the CGH40010 
for the fundamental impedances of classes B, J, F-1, and CCF-1 in figure 3.15 (a) and (b). The 
theoretical optimal load line resistances for CGH40010 are reported between 32 Ω and 38.1 Ω 
and hence the theoretical impedances are calculated for these values. The calculated 
impedances are plotted in figure 3.15 (a). After applying the embedding process illustrated in 
      
Figure 3.14:  (a) Approximated parasitic model at the drain of a GaN HEMT (b) Negated version of 
the parasitic model. Zintrinsic and Zextrinsic denote the impedances at current generator plane and device 
plane respectively. 
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figure 3.14, the corresponding impedances at the extrinsic plane at frequency 2.6 GHz are 
plotted in figure 3.15 (b).  
In the similar way, we have performed the embedding process for the second harmonic 
impedances, the theoretical calculated impedances are plotted in figure 3.16 (a) and the 
corresponding impedances at the extrinsic plane at frequency 5.2 GHz are plotted in figure 3.16 
(b). It can be observed in figure 3.16 (b) that some second harmonic impedances have negative 
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Figure 3.15:  The theoretical impedances at the intrinsic plane of classes B, J, J* and CCF-1 at the 
fundamental (Z1,intrinsic) frequency are in (a). The corresponding impedances at extrinsic plane after 
embedding at fundamental (Z1,extrinsic) are in (b). 
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Figure 3.16:  The theoretical impedances at the intrinsic plane of classes B, J, J* and CCF-1 at the 
second harmonic (Z2,intrinsic) frequency are in (a). The corresponding impedances at extrinsic plane after 
embedding at second harmonic frequency (Z2,extrinsic) are in (b). 
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real part indicating that an active load (which supplies the second harmonic to the device) is 
required for these impedances. This additional second harmonic is required to compensate for 
the attenuation due to Rd. Hence, for it to be realizable with a passive matching network, we 
replace the negative part of these impedances with zero resulting in a corresponding 
approximated second harmonic impedance, which is (denoted by X) plotted in figure 3.16 (b).   
We simulate the vendor model with the fundamental and the corresponding second harmonic 
impedance in figure 3.15 (b) and  3.16 (b) respectively. We sweep the input power to the device 
in the harmonic balance simulation and the intrinsic impedances are calculated as the ratio of 
the intrinsic voltage and current waveforms generated by the vendor model. The intrinsic 
impedances calculated from the vendor model are compared with the theoretical impedances 
(in figure 3.15 (a)) at fundamental frequency in figure 3.17. The fundamental impedances from 
the vendor model can be seen to be very close to the theoretical values, however, they depend 
slightly on the input power level.  
The comparison of the intrinsic impedances calculated from the vendor model are compared 
with the theoretical impedances (in figure 3.16 (a)) at the second harmonic frequency (Z2,intrinsic) 
is plotted in figures 3.18 (a), (b), and (c). The simulated Z2,intrinsic change quite considerable 
with input power in the case of the second harmonic frequency. In the case of class B in figures 
3.18 (a) and (b), and CCF-1 in 3.18 (c), the real part of Z2,intrinsic becomes negative. This indicates 
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Figure 3.17:  The impedances at the intrinsic place of the vendor model in simulation compared with 
the theoretical (target in figure 3.15 (a) and 3.16 (a)) values. The impedances at the fundamental 
frequency (Z1,intrinsic) are compared with theoretical values. 
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that the device may become unstable for these power levels. Z1,intrinsic and Z2,intrinsic change with 
input power because of the harmonic non-linear capacitances (Cgd and Cgs) at low power level 
[3.26] and the knee region at a high power level. The simplified parasitic network fails to 
predict the second harmonic impedances. The discrepancy between Z2intrinsic from the Vendor 
model and the simple parasitic network is much larger when Z2intrinsic is greater than zero ie., 
Z2intrinsic is inductive. This larger discrepancy for inductive Z2intrinsic can in part be attributed to 
the larger discrepancy between the required and realized impedance for the inductive than the 
capacitive Z2intrinsic in figure 3.16 (b). Hence, in this work, we slightly adjust the impedances at 
fundamental frequency whereas we use load-pull simulation at the second harmonic frequency 
to choose the second harmonic impedances which results in higher efficiency.  
 EM simulation methods in ADS2 
ADS has three EM simulation modes viz., momentum RF, momentum microwave and FEM 
(Finite element method). Momentum is based on a division of the layout into 2D cells (square 
or trapezoid) using a 2D mesh and the method of moments to calculate the currents flowing 
 
2 ADS stands for Advanced Design System 
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Figure 3.18:  The impedances at the intrinsic place of the vendor model in simulation compared with 
the theoretical (target in figure 3.15 (a) and 3.16 (a)) values. The impedances at the second harmonic 
frequency (Z2,intrinsic) for classes B, J, and J* for Ropt=32 Ω and Ropt=38.1 Ω are compared in (a) and (b) 
respectively whereas the comparison for CCF-1 is in (c). The arrows in the (a), (b), and (c) denote the 
direction of change in impedances as power increases. 
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through the layout. On the other hand, FEM is based on division of the layout into tetrahedral 
cells using a 3D mesh to calculate the electric and magnetic fields for each cell using Maxwell’s 
equations. The meshes used in FEM and Momentum are shown in figure 3.19. The mesh should 
be fine enough to discretize the smallest structure in the layout [3.27] to obtain accurate results. 
However, the time of simulation increases with a decrease in cell size. Hence, starting with a 
coarse mesh, simulations should be performed by decreasing the size of the mesh until the 
results of interest, in this case, S-parameters, do not change. 
 Momentum can provide accurate predictions for planar structures. FEM can provide accurate 
results for 3D structures as well. However, it is computationally intensive and requires 
considerable simulation time than momentum microwave. EDA software such as EMPro and 
CST can perform FDTD (finite difference time domain) simulation which is as accurate than 
FEM [3.27]. However, FEM is found to be accurate enough in predicting the performance of 
microstrip lines.  
Signals in microstrip lines are evaluated as electromagnetic waves in EM simulations. 
Whereas, signals through lumped elements and transistors are evaluated as voltages and 
currents. This requires the conversion of voltages and currents into EM waves and vice-versa 
at some point in the circuit. ADS handles this conversion by extracting the S-parameters of the 
laid out microstrip lines. The evaluated S-parameters are used in the simulation of the entire 
circuit with lumped elements.  
The S-parameters of the layout are calculated by ADS by exciting the layout with fictitious 
current sources, connected to the layout at points where the lumped elements are connected in 
the schematic. The excitation to be supplied by the current sources depends on the 
corresponding component. For example, since the input and output of the amplifier are 
connected to an RF power source and meter respectively, a fictitious current generator 
 
Figure 3.19:  Mesh used in (a) Momentum and (b) FEM 
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connected to the input and output needs to be specified as the RF source. On the other hand, a 
fictitious current generator connected in the place of biasing voltage source needs to be defined 
as DC current generator. Ports and pins are used in ADS to define the excitation generated by 
the fictitious current generator. 
 Pins and ports 
Pins are placed at the location where components are connected in the layout. The terminal 
fictitious current generator is connected to the pin. The pin can be a single point or can have 
finite length. In the case of point pins, shown in figure 3.20 (a), the excitation is applied over 
the entire width of the edge of the microstrip line. This is not an accurate physical 
representation of the actual circuit if there is an appreciable difference between the widths of 
the package leads of the component and microstrip lines. Even with this inaccurate 
representation, the performance of the RF PA can be predicted accurately [3.28]. The effect of 
this difference is more pronounced in the case of active devices [3.29]. Edge pin is a way to 
define the width of the package leads in ADS. Edge pins, shown in figure 3.20 (b), in ADS are 
simulated with a constant voltage throughout the pin. The EM simulations [3.30] performed on 
the package of the transistor reveals that voltage varies across the width of the lead. Hence 
approximating the contact between the transistor and microstrip line as edge pin leads to 
inaccuracy in the result. In the absence of knowledge of the package and connections of the 
transistor, the simulation can be performed with the edge pin with an understanding that the 
accuracy of the results is limited. 
Ports consist of two or more pins. If only one pin is assigned to the port, the other pin is assumed 
to be the ground pin, which lies on the bottom layer of the microstrip line, as shown in Figures 
3.20 (a) and 3.20 (b). For the components connected to the top layer of the microstrip, both the 
pins are on the top layer as shown in figure 3.20 (c). This configuration is called a differential 
port.  
 Port Calibration 
EDA software allows a range of settings to accurately model the coupling effects arising from 
the connected lumped components. This is handled in ADS by calibrating the ports. Before 
performing the simulation, each port is calibrated to remove or consider the parasitic effects. 
The calibration techniques should be chosen according to the available model of the lumped 
element. The different calibration techniques supported by ADS are:  
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1) TML (TransMission Line): A transmission line of the same impedance whose length is 
calculated based on the frequency of interest is connected to the port as shown in figure 3.21 
(a). The EM effects of the inserted calibration transmission line are removed by de-embedding 
its s-parameters. This calibration should be used when a transmission line is connected to the 
port. The transmission line of zero length, i.e., a current source directly connected to the port, 
can be used if the transmission line extension used in TML calibration intersects with metal in 
the same layer.  
2) Delta gap and SMD calibration: When an SMD (surface mount device) component is 
placed in the layout, mutual coupling arises between the pads and the neighbouring 
components. A delta gap should be used for the SMD components if the parasitic effects arising 
due to their packages are not known. Whereas, SMD calibration is used if those effects are 
known. For example, this calibration can be used if S-parameters of the component are obtained 
from the vendor which includes the effect of packages and pads.  
Delta gap calibration is performed by extending the metal inward into the gap between the 
ports as shown in figure 3.21 (b). This extended metal crudely models the parasitic effects 
arising due to the pads of the surface mount devices. Whereas in SMD calibration, the 
calibration standard (extended metal) is simulated separately, as shown in figure 3.21 (c), and 
de-embedded. As de-embedding the calibration standard only removes the self-impedance 
 
Figure 3.20:  (a) Port with point pins (b) Port with edge pins (c) Differential port 
 
Figure 3.21:  (a) TML calibrations setup (b) SMD calibration setup (c) Delta gap calibration setup 
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arising due to the extended metal, only the coupling between the extended metal and other 
components is taken into account.  
3) None: This refers to an uncalibrated port. This can be used when none of the above 
calibrations is suited for the component. The layout is excited by simply connecting the lumped 
current source to the port. However, this will provide accurate results only if the length of the 
port is less than one-tenth of the wavelength at maximum simulation frequency. It has been 
observed that “none” calibration can give more accurate results than SMD calibration [3.31].  
In [3.32], it has been suggested to use SMD calibration if the number of surface mount 
components is large. 
Table 3.3 summarizes which calibration is suitable for which component. 
 EM simulations results 
EM simulations of an output matching network [3.10], a class AB amplifier designed by our 
group[3.5], and a class J amplifier[3.15] were performed to illustrate the process. The layout 
of an output matching network reported in [3.10] is shown in figure 3.22 (a). The close 
agreement of the simulated reflection coefficient and insertion loss with those reported in [3.10] 
can be observed.  
The layouts of the class AB amplifier and the class J amplifier are shown in figures 3.23 and 
3.24(a) respectively. The edge pins are used for a transistor, and the width of the edge pins is 
set equal to the width of the lead of transistor (1.28mm) [3.33]. “None” calibration is applied 
to the ports corresponding to the transistor and DC supply. The point pins instead of edge pins 
are assigned to capacitors and resistors even though they have finite width because the use of 
edge pins is found inaccurate for SMD components [3.31]. Figures 3.24(b) and 3.25(b) reveal 
a close match between simulated and measured gain and output power. The predicted and 
Table  3.3:Calibration type and its applicability 
Port calibration Component connected to the port 
TML Transmission line/Coaxial cable 
TML (length zero) Transmission line/Coaxial cable 
Delta gap Surface mount devices (when the package parasitic are not known) 
SMD Surface mount devices (when the package parasitic are known)*.  
Direct (or None) All components. 
Auto Software will select calibration automatically.  
* None calibration can give more accurate results than SMD calibration 
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measured S-parameters of the class AB amplifier are in close agreement as shown in figure 
3.25(a).  
 PAE is accurately predicted for the class J amplifier, as observed in figure 3.24 (b), whereas 
large discrepancy between measured and simulated PAE of the class AB can be observed in 
3.25 (b) using FEM and momentum. The discrepancy in PAE can be attributed to the model of 
the device, considering the similarity between the layouts of these two amplifiers and the 
accuracy of the EM simulations of microstrip lines.  
 Summary 
We have extracted the small-signal equivalent circuit of the device consisting of 16 elements 
from the S-parameters of the vendor model of 10W GaN HEMT (CGH40010F). We embed 
and de-embed the parasitic elements at the drain viz., Cds, Rd, Cpd, and Ld to simplify the design 
process. Embedding and De-embedding process in the CAD environment using this 
approximate parasitic network is illustrated. It is observed that an approximate parasitic 
network fails to predict the second harmonic impedances at the intrinsic plane. Hence, the load-
pull simulation at second harmonic frequency is used to select the optimal second harmonic 
impedance in future chapters.  The basic insights are provided into how EDA software performs 
EM co-simulation viz., simulating EM fields in layout and voltage and current of lumped 
components together. The configuration used at pin and port of the layout depending on the 
connected lumped component to them is established. EM simulations of amplifiers indicate 
that device models may be incapable of predicting its performance, especially PAE.  
 
 
Figure 3.22:  (a) Layout of an output matching network [3.10] (b) Comparison of simulated reflection 
coefficient reported in [3.10] with the simulation in this work (c) Comparison of the measured[3.10] 
and simulated insertion loss 
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Figure 3.24:  (a) the schematic of the class J amplifier design in [3.15] (Vds=28V,IDSq=100mA). 
CGH40010 was as the transistor   (b) Measured [3.15] and simulated (Momentum) Gain, Output 
power and efficiency of the amplifier  
 
Figure 3.25:  Measured and simulated (a) S-parameter and (b) Gain, Output power and efficiency of 
the amplifier 
 
Figure 3.23:  Schematic of the amplifier designed using CGH40025[3.33] by our group 
(VDSq=28V,IDSq=450mA). Amplifier was fabricated on the RO4350B substrate[3.34]. The measured 
S-parameter of capacitor obtained from vendor are used in simulation. 
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 The continuum between classes B/J and 
Continuous class F-1 
 Introduction 
The class B/J continuum for amplifier design, proposed by Cripps [4.1], utilizes the second 
harmonic of voltage to increase the fundamental component through the device. However, such 
an approach does not benefit the efficiency nor the output power of the amplifier because of 
the corresponding increase in the mismatch between the phase of the fundamental components 
of voltage and current [4.2]. This can be illustrated by re-writing the class J continuum voltage 
waveform [4.1], given in (2.32), in the form of equation (2.28) as 
 𝑉𝑗 = 𝑉𝐷𝐶 − 𝛿𝑣 (𝑉𝐷𝐶 − 𝑉𝑘)cos(𝜃 + Ψpf(J)) − 𝛿𝑣𝑘2(𝑉𝐷𝐶 − 𝑉𝑘) cos(2𝜃 + Ψ2) (4.1) 
Where, 
𝛿𝑣 denotes the voltage gain over the class B or un-manipulated condition 
Ψpf(J) and Ψ2 denote the phase difference of the fundamental and second harmonic 
components of the voltage with the current in class B (given in (4.1)) respectively 
k2 is defined as the ratio of the magnitude of the second harmonic to the fundamental 
component. 
Comparing equations (2.32) with (4.1), the values can be evaluated as 
 𝛿𝑣 = √1 + 𝛼2; Ψ𝑝𝑓(𝐽) = tan
−1(𝛼)   (4.2) 
 𝑘2 = −
𝛼
2√1 + 𝛼2
;  Ψ2 =
𝜋
2
 (4.3) 
 𝜂𝐽 = 𝜂𝐵𝛿𝐽 cos(Ψ𝑝𝑓(𝐽)) (4.4) 
Where, 𝜂𝐽 and 𝜂𝐵 denote the efficiency of class J and class B respectively.  
An increase in the magnitude of this second harmonic by a factor of α/2, where α∈[-1,1], 
increases the fundamental component of the voltage by 𝛿𝑣(= √1 + 𝛼2) but also increases the 
phase difference between the voltage and current by |Ψ𝑝𝑓(𝐽)|. Voltage gain (𝛿𝑣), the magnitude 
of the phase difference between the voltage and current (|Ψ𝑝𝑓(𝐽)|), power factor (cos(Ψ𝑝𝑓(𝐽))), 
and the ratio of efficiency of class B/J continuum over class B (𝜂𝐽 𝜂𝐵⁄ ) are plotted in Figure 
4.1 as 𝛼 is increased from -1 to 1. It can be seen from the figure, that an increase in |Ψ𝑝𝑓(𝐽)| 
with |𝛼| reduces the power factor (cos(𝛹𝑝𝑓(𝐽))), and this reduction in power factor 
compensates the increase in 𝛿𝑣 with |𝛼| resulting in the same efficiency as class B. This shows 
that even though the manipulation of the second harmonic in class J increases the fundamental 
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component of the voltage flowing through the device, it does not benefit the efficiency. The 
only benefit of class B/J continuum is its flexibility of design space, as shown in Figure 4.2 (a).  
On the other hand, continuous class F-1, proposed by Kim [4.3] relies on the elimination of the 
in-phase component of the second harmonic and manipulation of the quadrature component of 
the second harmonic of the current in class J. The voltage waveform of continuous class F-1 is 
the same as that in class J for |α|=1 but with fundamental and second harmonic components 
phase-shifted by π/4 and π/2 respectively. This shift in voltage waveform is shown in Figures 
4.2 (b) and (c). This shift reduces the phase mismatch from π/4 in class J to 0 in class F-1, 
thereby increasing the power factor. As a result, the drain efficiency of class F-1 is 91% as 
opposed to 78.5% in class J with a short at third and higher harmonics. 
These classes represent two extremities, of manipulating the second harmonic of the current 
with an intermediate set of current waveforms shown to exist in [4.2]. We propose a new 
contiguous set of current waveforms between these classes whereby the in-phase component 
of the second harmonic of the current in class J is partially removed to achieve higher 
efficiency.  
 Formulation of the proposed continuum 
A simplified model of a transistor i.e. a transistor acting as a voltage-controlled current source 
with unit gain, is assumed in deriving the formulation. The knee voltage and peak current of 
the transistor are Vk and Im respectively. The second harmonic manipulated current waveform 
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Figure 4.1:  Voltage gain (𝛿𝑣), the phase difference between the voltage and current (|Ψ𝑝𝑓(𝐽)|), power 
factor (cos(𝛹𝑝𝑓(𝐽))), and the ratio of efficiency of class B/J continuum over class B (𝜂𝐽/𝜂𝐵) versus 𝛼 
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is derived from conventional class B, consisting of a resistive load at the fundamental 
frequency, with harmonics shorted.  
 Current waveforms 
The drain current in a class B/J continuum is [4.1]  
 
𝐼𝐷𝑆(𝐽)(θ) =
𝐼𝑚
𝜋
+ {
𝐼𝑚
2
} cos(𝜃) + {
2𝐼𝑚
3π
} cos(2θ) + ⋯ (4.5) 
Where, 𝐼𝑚 is the maximum current of the device. The fundamental and second harmonic load 
impedances result in the removal of the second harmonic component (𝑖2(𝜃)) from 𝐼𝐷𝑆(𝐽)(θ) 
[4.3]. The resulting drain current of the device (𝐼𝑑𝑠(θ)), is given as 
 
𝐼𝐷𝑆(θ) = {
𝐼𝐷𝑆(𝐽)(θ) − 𝑖2(𝜃) (2p −
1
2
)π < 𝜃 < (2p +
1
2
) π 
0 𝑜𝑡ℎ𝑒𝑟𝑤𝑖𝑠𝑒
 (4.6) 
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Figure 4.2:  (a) Fundamental and second harmonic frequencies of class J and continuous class F-1(CCF-
1) at the current generator plane. (b)  Voltage and current waveforms of class J (c) Voltage and current 
waveform of continuous class F-1(CF-1)  
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Where 𝑝 is an integer. We express 𝑖2(𝜃) as in (4.7), wherein, the in-phase component of the 
second harmonic of the current in class J is partially removed by a factor (k). 
 
𝑖2(θ) = 𝑘 {
2𝐼𝑚
3π
} {2 cos(2θ)} − 2𝐶𝑄 sin(2θ) ;  0 ≤ 𝑘 ≤ 1 (4.7) 
Where CQ is an arbitrary real number. The minimum of |CQ| is zero and the maximum it can 
attain is such that the peak current of 𝐼𝐷𝑆(θ) is Im. k = 𝐶𝑄 = 0, in class B/J continuum [4.1] 
whereas k=1 in continuous class F-1 [4.3]–[4.5].  
we get 𝐼DS
′ (θ) as 
 𝐼𝐷𝑆
′ (θ) = IDC + 𝐴𝑖1 𝑐𝑜𝑠(θ) + 𝐵𝑖1 𝑠𝑖𝑛(θ) + 𝐴𝑖2 𝑐𝑜𝑠(2θ) + 𝐵𝑖2 𝑠𝑖𝑛(2θ)
+∑(𝐴𝑖𝑛 cos(𝑛𝜃) + 𝐵𝑖𝑛 sin(𝑛𝜃))
∞
𝑛=3
 (4.8) 
Where, 
 
𝐼𝐷𝐶 =
𝐼𝑚
π
 (4.9) 
 
𝐴𝑖1 = 𝐼𝑚 ൤
1
2
−
8𝑘
9π2
൨ ;  𝐵𝑖1 =
8CQ
3π
 (4.10) 
 
𝐴𝑖2 =
2𝐼𝑚
3π
(1 − 𝑘); 𝐵𝑖2 = CQ (4.11) 
 
 𝐴𝑖n =
Im
𝜋
(
sin ((𝑛 + 1)
𝜋
2)
𝑛 + 1
+
sin ((𝑛 − 1)
𝜋
2)
𝑛 − 1
)
−
4𝑘𝐼𝑚
3𝜋2
(
sin ((𝑛 + 2)
𝜋
2)
𝑛 + 2
+
sin ((𝑛 − 2)
𝜋
2)
𝑛 − 2
) (𝑛 > 2) 
(4.12) 
 
𝐵𝑖n =
2CQ
𝜋
(
sin ((𝑛 − 2)
𝜋
2)
𝑛 − 2
−
sin ((𝑛 + 2)
𝜋
2)
𝑛 + 2
) (𝑛 > 2) (4.13) 
The dependence of quadrature components (𝐵𝑖𝑛), in (9) on CQ demonstrates flexibility in the 
choice of the reactive component of the fundamental and second harmonic loads. We define β 
as 
𝐵𝑖2
𝐴𝑖1
 to express the quadrature components of the current relative to its in-phase component. 
β is independent of the device maximum current 𝐼𝑚.  
The magnitude of 𝐴𝑖1 and 𝐴𝑖2 as k is increased from 0 to 1 is plotted in Figure 4.3 (a). The 
value of k cannot be less than zero as negative values would cause the peak of the 𝐼𝐷𝑆
′ (θ) to 
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exceed the maximum current (Im). Furthermore, to realize values of k >1 would require 
negative resistance or a harmonic injection at the second harmonic frequency. The Ai1 and Ai2 
reduce as k increases from 0 to 1, as can be inferred from (4.10) and (4.11). We define this 
reduction of the in-phase fundamental component of the current from class B/J as current loss, 
denoted by 𝛿𝐼𝑖, given by: 
 
𝛿𝐼𝑖 =
𝐴𝑖1
𝐴𝑖1|𝐵
=
𝐴𝑖1
𝐼𝑚 2⁄  
= 1 −
16𝑘
9𝜋2
  (4.14) 
 The current loss allows the flow of quadrature components through the device. However, the 
magnitude of the quadrature components (which are proportional to β) cannot result in a total 
current higher than Im (device maximum current). The allowed range of the variation of β with 
k plotted in Figure 4.3 (b), is obtained by simulating the current in (4.8) for each value of k 
until the peak of the current 𝐼𝐷𝑆(𝜃)  is equal to Im. The allowed range of β increases as k 
increases, because of in-phase components (𝐴𝑖1 and 𝐴𝑖2) flowing through the device decreases.  
Typically, an RF power amplifier is matched at most up to 3 harmonics. The approximation of 
𝐼DS
′ (θ) up to 3 harmonics in class BJF-1, are compared with those of Classes J and CCF-1 in 
Figure 4.4. Figure 4.4 (a) shows the unmanipulated Class J/B current waveform whereas the 
Class CCF-1 waveform in Figure 4.4 (c) may either peak to the right or the left depending upon 
whether β >0 or β<0.  Class BJF-1 in the centre (Figure 4.4 (b)) retains the basic characteristics 
of CCF-1, but the waveforms are, under our ideal conditions, more smoothly peaked on either 
side depending upon the magnitude and sign of β.  
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Figure 4.3:  (a) The in-phase fundamental (𝐴𝑖1) and second harmonic (𝐴𝑖2) components of the current 
waveforms versus k (b) The allowed values of β (which indicate the magnitude of quadrature 
component) versus k  
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However, this manipulation changes the phase of the fundamental and second harmonic 
frequencies. The phases of the fundamental (θ1) and second harmonic (θ2) components of the 
current are 
 
θ1 = tan
−1 (
8β
3π
) (4.15) 
 
θ2 = tan
−1(
𝛽 {
3𝜋
4 −
4𝑘
3𝜋}
(1 − 𝑘)
) = tan−1(
𝛽𝛿𝐼𝑖
4
3𝜋 −
3𝜋
4
(1 − 𝛿𝐼𝑖)
) (4.16) 
θ1 varies between -16
0 to 160 whereas, θ2 varies from 0 in class B/J to 90
0 in class F-1. 
 
 Voltage waveforms 
We propose drain voltage waveforms with a phase of ±π/2 at the second harmonic frequency 
so that the load at the second harmonic is purely reactive for all values of k in the following 
equation (4.17) as:  
 
𝑉𝐷𝑆 = Vk + (𝑉𝑑𝑐 − Vk) {1 − cos (𝜃 −
𝜃2
2
) − 𝛼 sin (𝜃 −
𝜃2
2
)
+
𝛼 sin(2𝜃 − 𝜃2)
2
} 
= 𝑉𝑑𝑐 − (𝑉𝑑𝑐 − 𝑉𝑘)𝛿𝑣 cos (𝜃 −
𝜃2
2
− Ψ𝑝𝑓(𝐽)) +
𝛼
2
(𝑉𝑑𝑐 − 𝑉𝑘) sin(2𝜃 − 𝜃2) 
(4.17) 
Where, 𝛼 ∈ [−1,1] is proportional to the magnitude of the second harmonic of the 
voltage, 𝛿𝑣 = √1 + 𝛼2 is the voltage gain  and Ψpf(J) = tan
−1(𝛼) is the phase difference 
between the current and voltage waveforms in Class J retaining its usual meaning [4.1]. 
This voltage waveform is obtained by shifting the fundamental and second harmonic 
components of the voltage waveform of class B/J continuum by θ2/2 and θ2 respectively, 
 
Figure 4.4:  The current waveforms in the proposed continuum in comparison with Classes J and CCF-
1. (a) Class B/J continuum (k=0) (b) Proposed mode at k=0.5 (c) CCF-1 (k=1) 
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giving an overall phase difference between the fundamental components of the current and 
voltage waveforms Ψ𝑝𝑓 as: 
 
Ψpf = Ψ𝑝𝑓(𝐽) − θ1 +
𝜃2
2
= tan−1(𝛼)⏟    
Ψ𝑝𝑓(𝐽)
+
1
2
tan−1 (
𝛽
(1 − 𝑘)
{
3𝜋
4
−
4𝑘
3𝜋
})
⏟                
𝜃2
− 𝜃1 (4.18) 
As k is increased from 0 to 1, from (4.16), θ2 increases from 0 to π/2 if β is positive and 
decreases from 0 to -π/2 if β is negative. Hence by choosing α and β with opposite signs, from 
(4.18), it can be observed that θ2 negates the effect of α in Ψ𝑝𝑓(𝐽). On the other hand, choosing 
α and β with opposite signs results in an increase in the phase difference due to an increase in 
𝜃1. Since the variation of θ1, which is between -16
0 and 160, is considerably smaller than θ2, 
which can attain phases between -900 and 900, Ψpf can be lower than Ψ𝑝𝑓(𝐽) benefitting the 
efficiency and output power . The voltage and current waveforms in class J and our proposed 
class are plotted in Figure 4.5 for k=0.52, to demonstrate the reduction in phase difference. Ψ𝑃𝐹 
is lower than ΨJ as 𝛿𝐼𝑖 decreases (ie., k increases) provided α and β have opposite signs [4.6].   
 Output power and efficiency 
The output power (𝑃𝑜𝑢𝑡) and efficiency (𝜂𝑜𝑢𝑡) are expressed in terms of the output power 
(𝑃𝑜𝑢𝑡|𝐵) and efficiency (𝜂𝑜𝑢𝑡|𝐵) of class B respectively as: 
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Figure 4.5: Normalized voltage and current waveforms for k=0.5. Voltage and current waveforms 
obtained by setting VDC=1, Im=1, and Vk=0. 
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𝑃𝑜𝑢𝑡 = 𝑃𝑜𝑢𝑡|𝐵𝛿𝑣𝛿𝐼𝑖√1 +
64𝛽2
9𝜋2
cos(Ψ𝑝𝑓) = 𝑃𝑜𝑢𝑡|𝐵𝐺𝑉𝐼 cos(Ψ𝑝𝑓) (4.19) 
 
𝜂𝑜𝑢𝑡 = 𝜂𝑜𝑢𝑡|𝐵𝛿𝑣𝛿𝐼𝑖√1 +
64𝛽2
9𝜋2
cos(Ψ𝑝𝑓) = 𝜂𝑜𝑢𝑡|𝐵𝐺𝑉𝐼 cos(Ψ𝑝𝑓) (4.20) 
Where, 𝐺𝑉𝐼 is defined as the gain in the product of the current and voltage over class B, 
calculated as 
 
𝐺𝑉𝐼 = (1 −
16𝑘
9𝜋2 
)√{1 + 𝛼2} {1 +
64𝛽2
9𝜋2 
} = 𝛿𝑣𝛿𝐼𝑖√1 + 64𝛽2 9𝜋2⁄  (4.21) 
The power factor (cos(Ψ𝑝𝑓)), 𝐺𝑉𝐼 and the efficiency with k are plotted in Figure 4.6. The power 
factor increases due to a reduction of Ψ𝑝𝑓 as k increases, whereas, 𝐺𝑉𝐼 reduces with k due to 
the reduction of Ai1 with k. The increase in power factor compensates for the reduction in 𝐺𝑉𝐼 
resulting in an efficiency and output power higher than in class B/J; waveforms ‘A’ and ‘B’ 
marked in Figure 4.5 achieve 2% and 9% higher efficiency than class J. Not only the efficiency 
but also the output power of the proposed mode is higher than class J, in proportion to the 
efficiency as revealed by (4.19). On the other hand, adjustment of the loadline to increase 
efficiency results in a trade-off with output power, which is not the case in this work. In the 
extreme case of k=1 and |α|=1, |θ2| is π/2   which corresponds to continuous class F-1 (CCF-1), 
|θ2| is π/2, causing the minimum phase difference between the fundamental components of the 
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Figure 4.6:  (b) Power factor (cos (Ψ𝑝𝑓)), Current-Voltage gain (𝐺𝑉𝐼), and efficiency as k increased 
from 0 to 1 for 𝛼=-1, and 𝛽=0.3 and 0.1,  
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voltage and current, resulting in an efficiency of 91% [3]. θ1, θ2 and 𝐺𝑉𝐼 increase with an 
increase in β as seen from (4.15), (4.16), and (4.21) respectively, resulting in higher efficiencies 
in Figure 4.6. The increase in 𝜃1 results in a lower power factor for β=0.3 than β=0.1 as k 
approaches 1.  
The maximum allowable value of β (βmax) for a given k and the contours of efficiency (𝜂) with 
α and k when β= βmax are plotted in Figure 4.7. As k increases from 0 to 1, the in-phase 
components (𝐴𝑖1 and 𝐴𝑖2) decrease and hence βmax increases. Reducing |α| while maintaining 
constant k and β, reduces efficiency and output power because the magnitude of the 
fundamental component of the voltage decreases. Hence, the minimum |α| required to achieve 
η>78% decreases with increase in k via a reduction of the fundamental component of current 
ie., Not all values of 𝛼 ( ie., 𝛿𝑣) in (4.17) but only a subset of 𝛿𝑣 will result in an improvement 
of efficiency depending on the 𝛿𝐼𝑖; decreasing 𝛿𝐼𝑖 (ie., increasing k) requires higher values of 
𝛿𝑣 to compensate for the current loss.  The efficiency can be maintained within 2% over a range 
of waveforms defined by k, α, and β. The waveforms for k>0, except for CCF-1, have not been 
previously described. Because these waveforms are contiguous with class J and CCF-1 with 
both these classes at extremities, the linearity of these modes lies in between these two classes.  
In (4.19) and (4.20), √1 + 64𝛽2 9𝜋2⁄ ≈ 1 even for the maximum value of 𝛽 and therefore 
neither benefits the efficiency nor the output power. On the other hand,  𝛿𝑣𝛿𝐼𝑖 cos(Ψ𝑝𝑓) can be 
greater than 1, resulting in higher output power and efficiency than class B/J [4.6], as can be 
seen in Figures 4.6 and 4.7. This presents an interesting possibility; sacrificing the fundamental 
 
Figure 4.7:  The maximum allowable value of β vs k. The contours of efficiency with α and k for β= 
βmax calculated from (4.20). VDC=1V, Im=1A, and Vk=0V were used for this simulation. Shaded regions 
demonstrate design flexibility in comparison to continuous class F-1 and class B/J. 
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component of the current (𝛿𝐼𝑖 < 1) for a lower phase shift (Ψ𝑝𝑓 < Ψ𝐽) and reaping the benefit 
from voltage gain (𝛿𝑣 > 1) due to second harmonic manipulation of the voltage.    
The impedances at fundamental (𝑍1,𝑖𝑛𝑡) and second harmonic (𝑍2,𝑖𝑛𝑡) frequencies, required to 
maintain the waveforms are calculated from (4.17) and (4.8), are 
 
𝑍1,𝑖𝑛𝑡 = 𝑅𝑜𝑝𝑡 (
𝛿𝑣
𝛿𝐼𝑖√1 + 64𝛽2 9𝜋2⁄
) 𝑒−jΨ𝑃𝐹
= 𝑅𝑜𝑝𝑡(𝛿𝑣𝑒
−jΨ𝐽) (
𝑒𝑗𝜃1
√1 + 64𝛽2 9𝜋2⁄
)(
𝑒
𝑗(
−𝜃2
2
)
𝛿𝐼𝑖
) 
(4.22) 
 
𝑍2,𝑖𝑛𝑡 =
𝑖𝛼𝑅𝑜𝑝𝑡
√{
8(1 − 𝑘)
3𝜋 }
2
+ {2𝛽 − (32𝛽𝑘) (9𝜋2)⁄ }2
=
𝑗𝛼𝑅𝑜𝑝𝑡
2√4(
2
3𝜋 −
3𝜋
8
(1 − 𝛿𝐼𝑖))
2
+ 𝛿𝐼𝑖
2𝛽2
 
(4.23) 
These calculated impedances are plotted in Figure 4.8 for k=0, 0.5, and 1 using (4.22) and 
(4.23). For each value of k, the values of α and β are varied so that the impedances achieve 
higher efficiency than in a un-manipulated second harmonic class B. Increasing 𝛿𝑣 (ie., the 
10 25 50 100 250
-10j
10j
-25j
25j
-50j
50j
-100j
100j
-250j
250j
 k=0,b=0
 k=0.5,b=0.14
 k=0.5,b=-0.14
 k=0.5,b=0.29
 k=0.5,b=-0.29
 k=0,b=-0.32
 k=1,b=-0.16
 k=1,b=0
 k=1,b=0.16
 k=0,b=0.32
 
Figure 4.8:  Theoretical fundamental (Z1) and second harmonic impedances (Z2) for k=0, k=0.5, and 
k=1 and varying α and β. All these impedances achieve efficiencies between 91% and 78.5%  
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magnitude of α) not only increases the magnitude of 𝑍1,𝑖𝑛𝑡 but also its phase, leading to an 
increase in the reactive component of 𝑍1,𝑖𝑛𝑡. Increasing the magnitude of 𝛽 results in very small 
variation in the magnitude of 𝑍1,𝑖𝑛𝑡, as √1 + 64𝛽2 9𝜋2⁄  is 1.04 even for the maximum value 
of β but it increases the reactive component of 𝑍1,𝑖𝑛𝑡.  It is seen that reducing |α| and increasing 
|β| moves the second harmonic impedance towards a short circuit. The variation of the 
impedances with α and β is similar to class B/J continuum [4.1] and CCF-1 [4.3][4.5] 
respectively, from where they are derived. 
 Decreasing 𝛿𝐼𝑖 results in an increase in the magnitude of the 𝑍1,𝑖𝑛𝑡, as can be inferred from 
(4.22), and in the reduction of Ψ𝑝𝑓, as can be inferred from (4.18). As a result, the design space 
shows the shape of an increasing resistive component and decreasing reactive component of 
𝑍1,𝑖𝑛𝑡. This increment of the resistive component implies an implicit tradeoff between 
maximum efficiency, and linearity if no other considerations are taken into account in the 
choice of DC bias of the amplifier. Because the range of values of α for which efficiency is 
greater than in class B decrease with increase in k (decrease in 𝛿𝑖𝑖), a purely resistive impedance 
at the fundamental frequency cannot be attained for k=0.5 in Figure 4.8. This shows that the 
proposed formulation differs from the effects of a simple increment in the load line resistance. 
Similarly, decreasing 𝛿𝐼𝑖 reduces the denominator of 𝑍2,𝑖𝑛𝑡 resulting in an increase in its 
magnitude. The higher value of 𝑍2,𝑖𝑛𝑡 leads to a reduction of the flow of the second harmonic 
current. Moreover, for a given impedance at the fundamental frequency, there exist two 
different impedances at the second harmonic; each achieving different efficiency, revealing an 
aspect (amongst several) of flexibility in the design.   
  The continuum of waveforms for k=1 as α reduces, results in a design space that is contiguous 
with CCF-1, same as the extended CCF-1[4.7]. However, the proposed design space differs 
from the formulation of extended CCF-1 in that the increase in design space is achieved whilst 
reducing the required reactive component at the fundamental frequency. This can be observed 
from the calculated fundamental and second harmonic impedances at k=1 plotted in Figure 4.8. 
Interestingly, a combination of resistive load (√2 times the impedance at class B) at the 
fundamental frequency with larger inductive or capacitive second harmonic load is also 
achieved for k=1, |β|=0.16 and α=0.8. This load setting is referred to as “saturated PA” that has 
demonstrated a class J amplifier with the peak efficiency beyond 78% [4.8]. 
The theoretical maximum efficiency contours for a given fundamental impedance are plotted 
in Figure 4.9. Efficiencies for all possible values of k, α, and β are first calculated and the 
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resultant used to generate the contours. The extended 91% contour (marked by A) reveals that 
the efficiency of class F-1 can also be achieved through a combination of k (≠1), 𝛼, and 𝛽, and 
not just for k=1, as in class CCF-1, further providing an additional aspect of flexibility of design. 
 On the realizability of the proposed waveforms 
The current waveforms proposed for this mode require the partial removal of the in-phase 
component of the second harmonic component, as can be seen from (4.7) and (4.6), whereas 
the complete elimination of the second harmonic frequency is the starting point for class F-1 
[4.3]. Some ways of achieving this are [4.2]: 
1) by injecting harmonics by external circuitry (such as by the use of a varactor diode) 
and/or  
2) utilizing the harmonics arising due to the non-linearity of intrinsic capacitances or using 
the knee region of the transistor ie., the voltage to venture into the knee region.  
The second way is readily available, especially as GaN transistors have a fairly deep knee 
voltage. The drain current of a GaN device, considering the N-model of the knee profile given 
equation (2.12), is related to the drain voltage as [4.9] 
 
𝑖𝑑𝑠(𝜃) = 𝐴(𝜃) (1 − (1 −
𝑉𝐷𝑆(𝜃)
𝑉𝑑𝑐
)
𝑁
) (4.24) 
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Figure 4.9:  Contour plot of the maximum efficiency for k, α and β in (a) 
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Where, 𝐴(𝜃) denotes the baseline current the device would generate without the knee [4.9] ie., 
𝐴(𝜃) is equal to 𝐼𝐷𝑆(𝐽)(θ) in equation (4.6) where the knee region is not considered. Equation 
(4.6) can be rewritten as  
 
𝑖𝑑𝑠(𝜃) = 𝐴(𝜃) (1 −
𝑖2(𝜃)
𝐴(𝜃)
) (4.25) 
Where, (2p −
1
2
)π < 𝜃 < (2p +
1
2
)π ∀ p∈ Z. From (4.25), it is evident that the proposed 
current waveforms can be realizable if  (1 −
𝑉𝐷𝑆(𝜃)
𝑉𝑑𝑐
)
𝑁
=
𝑖2(𝜃)
𝐴(𝜃)
. This condition is certainly not 
valid for 
𝑉𝐷𝑆(𝜃)
𝑉𝑑𝑐
≪ 1 ie., for small input signal at the gate, in which case, 𝑖𝑑𝑠(𝜃) ≈ 𝐼𝑑𝑠(𝐽)(𝜃). 
This approximation is universal for all continuum modes which rely on current manipulation 
including CCF-1. However, as the input power increase, the 𝑉𝐷𝑆(𝜃) ventures into the knee 
region resulting in a generation of harmonics due to the factor (1 −
𝑉𝐷𝑆(𝜃)
𝑉𝑑𝑐
)
𝑁
. Additionally, 
non-linear capacitances also generate harmonics as the input power increases. These two 
contribute to the factor 
𝑖2(𝜃)
𝐴(𝜃)
. 
To illustrate the role of knee region and non-linear capacitances in realizing the current and 
voltage waveforms, we have simulated the following two models for two conditions (k = 0.7, 
𝛽 = −0.3, 𝛼 = 0.6) and (k = 0.7, 𝛽 = 0.3, 𝛼 = −0.6), and compared them with the formulation 
which represents our target waveform, irrespective of the device characteristics: 
1) A current generator model of CGH40010 (CG model): We have pulsed the gate and 
drain of a vendor model and obtained the intrinsic drain current. The vendor model 
outputs the intrinsic drain current; thus eliminating the need for de-embedding the 
extrinsic resistance which is otherwise required [4.10]. The obtained pulsed IV are 
plotted in Figure 4.10 and a table-based model in ADS is created to read this IV to 
emulate the current generator of CGH40010. The non-linear gm and the knee 
characteristics of a specific device (CGH40010) are captured by this model.  
2) The vendor model of CGH40010: This model includes the effects of the knee voltage 
and non-linear capacitances.  
We have biased the device model in near class B condition (VDSQ = 28 V and IDSQ = 6 mA) for 
these simulations. This bias condition is selected for illustration. The waveforms for the actual 
bias of an amplifier (VDSQ = 28 V and IDSQ = 150 mA) is shown later in this chapter. The 
intrinsic impedances at fundamental and second harmonic frequencies corresponding to (k = 
 99 
 
0.7, 𝛽 = −0.3, 𝛼 = 0.6) and (k = 0.7, 𝛽 = 0.3, 𝛼 = −0.6) are calculated from (4.22) and (4.23) 
and these lie between the design space of class B/J and CCF-1. Using the vendor model, the 
calculated impedances are embedded to the extrinsic plane by the method explained in section 
3.3. The third and higher harmonics are shorted in both cases; in the CG model case, this simply 
implies placing a short at the intrinsic plane whereas, with the vendor model, an open circuit is 
presented at the extrinsic plane. This results in the shorting of the higher harmonics at the 
intrinsic plane because of Cds.  
The obtained load cycles of both the models are plotted in Figure 4.11. The power levels are 
chosen such that the ratio of the minimum of the intrinsic drain voltage and VDC ie., 
𝑉𝑚𝑖𝑛
𝑉𝐷𝐶
 is 
same for all the devices. 
𝑉𝑚𝑖𝑛
𝑉𝐷𝐶
 is indicative of the knee incursion in the device.  
The current waveforms from both the models are compared with formulation for 
𝑉𝑚𝑖𝑛
𝑉𝐷𝐶
= 0.05 
are plotted in Figure 4.12 respectively. The ideal theoretical waveform corresponding to this 
case is predicted from equations (4.8), (4.17) and (4.8). The current waveforms from the CG 
model show a sharp transition when compared with the vendor model. This can be due to a 
difference in the gate-source voltage; in the CG model it is sinusoidal whereas the non-linear 
Cgs in the vendor model introduces harmonics, causing a deviation from the sinusoid 
[4.11][4.12]. Additionally, the Cds and the extrinsic parasitic elements at the drain terminal act 
0 20 40 60 80
0.0
0.5
1.0
1.5
2.0
2.5
I D
S
 (
A
)
VDS (V)
VGS
increases
VGS = -3 V
VGS = -2 V
VGS = -1 V
VGS = 0 V
VGS = 0.5 V
 
Figure 4.10:  The pulsed IV obtained from the vendor model. Pulsed IV is obtained for the pulse width 
1.2 𝜇s and pulse period 50 𝜇s with the device biased at VDSQ = 28 V and VGSQ = -3.8 V 
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as a low pass filter.  The waveforms from the vendor model are much closer than to theoretical 
waveforms indicating that the realization of the waveforms requires not just the harmonic from 
the knee region but also the non-linear capacitances. 
Figure 4.13 shows a comparison of the current and voltage waveforms (up to the third 
harmonic) from the theoretical and vendor model. The results of the simulation show a peaking 
of the current to the left and right as expected from theory. A good qualitative agreement is 
seen between the current waveforms and the voltage shows a good match for 𝛽=0.3 whereas a 
slight reduction in the voltage is observed for 𝛽 = −0.3.   
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Figure 4.12:  A comparison of the current waveforms from the formulation, vendor model and CG 
model for k = 0.7, 𝛽 = −0.3, 𝛼 = 0.6  for 
𝑉𝑚𝑖𝑛
𝑉𝐷𝐶
= 0.05. 
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Figure 4.11:  Load cycles of vendor model and CG model for the power level is adjusted such that they 
are similar knee incursion (
𝑉𝑚𝑖𝑛
𝑉𝐷𝐶
= 0.05). 
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However, the magnitude and phase of the second harmonic component of the current vary with 
input power, as illustrated in Figure 3.16. Hence, using the harmonics generated from the non-
linear capacitances and the knee region, an approximation of the current and voltage 
waveforms in (4.8)  and (4.17) can only be realized in a narrow range of input power levels; in 
the case of the vendor model, this is around power level that corresponds to 
𝑉𝑚𝑖𝑛
𝑉𝐷𝐶
≈ 0.05. The 
approximate shape of our current characteristics can be derived by extending the analysis of 
knee characteristic presented for class B in [4.9][4.13] and by considering the effect of non-
linear capacitances as in [4.14] [4.15]. Alternatively, we rely on the vendor model to explore 
the impedance region that lies between class B/J continuum and CCF-1 for the amplifier design. 
We simulate the vendor model for all the impedances in the new design space and select the 
impedances which benefit the efficiency and output power.  
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Figure 4.13:  A comparison of the voltage and current waveforms (upto third harmonic) from the 
formulation and the vendor model for  (a) k = 0.7, 𝛽 = −0.3, 𝛼 = 0.6 and (b) k = 0.7, 𝛽 = 0.3, 𝛼 =
−0.6.  
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 Implementation and Results 
A 10 W GaN HEMT from Cree, CGH40010F, is chosen for this study. The device is biased in 
deep class AB mode (Vdsq=28 V, Idsq=150 mA) for this implementation. The optimal loadline 
resistance (Ropt) is found to be 38.1 Ω. 
 Choosing the design impedances 
The impedances which result in improvement in efficiency and output power as revealed by 
equations (4.20) and (4.19) are obtained by presenting impedances from the design space to 
the vendor model. The theoretical intrinsic impedances are calculated from (4.22) and (4.23) 
for all values of (α, β, k). The corresponding extrinsic impedances are calculated using the 
approximated drain parasitic network of the power device, as discussed in section 3.3. The 
device is simulated for all these extrinsic impedances and the source impedance is set to 2.3-
j*4 (an optimal impedance found from the source pull simulation for class B condition). The 
contours of the obtained simulated peak PAE and the maximum output power are plotted over 
the intrinsic impedances in Figure 4.14. 
 The contours reveal a region of impedances of highest efficiency and output power. These 
impedances do not correspond to either of the established classes, class J and CCF-1. Since this 
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Figure 4.14:  Simulated PAE and output power over the proposed design space. (a) The contours of 
PAE overlaid on the intrinsic design space (b) The contours of output power overlaid on the intrinsic 
design space. The source impedance is set to 2.3-j*4 obtained from the source pull simulation of the 
vendor model. The selected impedances for the amplifier design which corresponds to (α,β,k)= (-0.6, 
0.3, 0.7) and (-0.5,0.1,0.6) are marked in both figure as V1and V2 respectively. 
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region lies in between these two classes, the linearity also lies between these two classes. 
Additionally, placing inductive loads at the fundamental frequency results in higher efficiency 
than capacitive loads. This is because of the non-linear feedback capacitance, as we have shown 
for the class BJ continuum in [4.16]. The drain voltage across the feedback capacitance due to 
inductive loading results in the current from the feedback capacitor to be added to the intrinsic 
drain current from the intrinsic current generator, leading to additional output power and 
efficiency over capacitive loading. From the higher efficiency and output power region, 
waveform parameters corresponding to the (α,β,k)=(-0.6, 0.3, 0.7)[4.6] and (-0.5,0.1,0.6), 
referred to as V1 and V2 respectively in Figures 4.14 (a) and (b), are chosen for 
implementation.  
 Matching network design  
An output matching network is designed at the centre frequency (f0) of 2.6 GHz in three 
segments shown in Figure 4.15.  
(1) The second harmonic frequency (Ss),  
(2) fundamental frequency (Sf), and  
(3) an impedance transformer (IT).  
The segment Ss has an open stub of a quarter wavelength, presenting a short at the second 
harmonic. As a result, succeeding segments, Sf and IT, do not affect the impedance at the 
second harmonic frequency. The length of the microstrip line (l1) in this segment is chosen to 
match Z2 at 2*f0. The section Sf matches the impedance Z1' to Zt. Z1' is such that the overall 
(Ss) 
Segment to 
match Z2 
Mline 
 l1 
𝜆0/4 
Z1@f0 
Z2@2f0 
(Sf) 
Segment to 
match Z1 
(IT) 
Impedance 
Transformer 
(Zt to 50 Ω) 
Z1’@f0 
Zt@f0 
Figure 4.15:  The block diagram of the matching network consisting of a segment to match the 
impedance at the second harmonic frequency (Ss), a segment to match the impedance at the 
fundamental frequency (Sf), and an impedance transformer (IT). 
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matching network presents Z1 at the frequency f0 to the transistor. Zt is chosen to be closer to 
√50 ∗ 𝑟𝑒𝑎𝑙(𝑍1) resulting in a lower change in impedance with frequency than when matched 
directly to 50 ohms. Additionally, Zt can be varied between 𝑟𝑒𝑎𝑙(𝑍1) and 50 ohms, so that the 
width of the matching lines (Wline and Wstub) of this segment lie within the specifications of  
 the foundry. An impedance transformer is used to match Zt to 50 ohms [4.17].   
 To account for the non-linear nature of the intrinsic capacitances, the second harmonic 
impedance is obtained from load-pull simulations at the second harmonic frequency using the 
vendor model of the device, while placing the calculated fundamental impedance, shown in 
Figure 4.14, at the load [4.6].  
The obtained load impedances at fundamental and second harmonic frequencies 
corresponding to version 1 ( V1(k=0.7, α=-0.6 and β=0.3) [4.6]) are plotted in Figure 4.16 (a). 
The photograph of the designed amplifier V1 is shown in Figure 4.16 (b).  Sf is realized using 
an architecture with two open stubs. IT is realized using 3 order Chebyshev bandpass filter. 
The width and length of the microstrip lines of this filter are obtained directly from the design 
tool in ADS.  It matches 50 ohms at a load of 35 ohms over the frequency range 2 GHz – 3 
GHz. The input matching networks use a stepped impedance topology. The source impedance 
at the fundamental frequency from source pull simulation is obtained as 4.9-j*1.8. The input 
and output matching networks are realized on a 0.762 mm thick R4350B substrate. The realized 
impedances of the designed output matching network V1 are characterized using a VNA(ZVA-
10 25 50 100 250
-10j
10j
-25j
25j
-50j
50j
-100j
100j
-250j
250j
 Target Zextrinsic
 Realized Zextrinsic
(a)
V12.6
5.2
 
(b) 
 
Figure 4.16:  (a) Theoretical and the realized fundamental (Z1) and second harmonic impedances (Z2) 
for version 1 (k=0.7, α=-0.6 and β=0.3). (b) Photograph of the designed amplifier V1 
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24). The measured impedances at 2.6 GHz and 5.2 GHz are compared with the target 
impedances in Figure 4.16 (a) which reveal a close agreement; the difference between the target 
and realized impedances at fundamental and second harmonic impedances is 3.6 % and 7.9 % 
respectively.  
The measured impedances over the frequency range 2.3 GHz-2.8 GHz and the corresponding 
second harmonic frequency 4.6 GHz-5.6 GHz are translated to the intrinsic plane and are 
plotted in Figure 4.17. Even though the matching network is designed at a point frequency f0, 
a large range of available impedances over broad frequencies are found to lie in the high-
efficiency region of Class BJF-1, resulting in bandwidths of 600 MHz, despite being designed 
narrowband.   This further attests to the ease of design of this class of amplifier.  
The intrinsic voltage and current waveforms obtained from harmonic balance simulation and 
from the theoretical calculation are plotted in Figure 4.18. The peaking of current to the right 
and the increase of the maximum of normalized voltage VDS, in excess of a factor of 2, reveal 
the manipulation of the second harmonic of both the voltage and current waveforms, 
conforming with theory.  
The target impedances for V2 (k=0.6, α=-0.5 and β=0.1) are plotted in Figure 4.19 (a). The 
fabricated amplifier is shown in Figure 4.19 (b). Sf is realized using two stubs (one open stub 
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design
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Figure 4.17:  The impedance achieved by the matching network at the intrinsic plane. The impedances 
that overlap with the Class BJF-1 design space are highlighted. 
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and one short stub) architecture. In this case, the short stub is used for biasing. The IT is the 
same as the one used for V1.  
10 25 50 100 250
-10j
10j
-25j
25j
-50j
50j
-100j
100j
-250j
250j
 Target Zextrinsic
 Realized Zextrinsic
(a)
V2
5.2
2.6
 
(b) 
 
Figure 4.19:  (a) Theoretical and the realized fundamental (Z1) and second harmonic 
impedances (Z2) for version 2 (k=0.6, α=-0.5 and β=0.1). (b) Photograph of the designed V2 
 The measured impedances at 2.6 GHz and 5.2 GHz of the output matching network V2 are 
compared with the target impedances in Figure 4.19 (a). A close agreement between these 
target and measurement impedances can be seen, however, the difference between them is 
larger than in amplifier V1; the difference between the target and realized impedances at 
fundamental and second harmonic impedances is 8.2 % and 21.5 % respectively. A possible 
reason for this discrepancy is that the capacitor (highlighted in Figure 4.19 (b).) has a finite 
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Figure 4.18:  The intrinsic voltage and current waveforms from simulation and the theoretical 
waveforms. The voltage and current are normalized to VDC and Im respectively. VDC=28 V, Vk=2 V, and 
Ropt=38.1 Ω are used in the calculation of IDS, and VDS. 
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width (1.5 mm) whereas it has been assumed to make contact at a single point in simulation 
which is an approximate representation of the actual capacitor contact. This capacitor is an 
integral part of the matching network and may have led to this discrepancy.  
The measured impedances with the frequency of the output matching network is plotted in 
Figure 4.20.  In this case, impedances over the frequency range of 900 MHz are found to lie in 
the high-efficiency region of Class BJF-1, which is 300 MHz higher than V1. 
In both cases, there is a good match between the target and realized impedances at f0. The 
ratios |
ℑ𝑚(𝑍1,𝑖𝑛𝑡)
ℑ𝑚(𝑍2,𝑖𝑛𝑡)
| and |
ℑ𝑚(
1
𝑍1,𝑖𝑛𝑡
)
ℑ𝑚(
1
𝑍2,𝑖𝑛𝑡
)
| are 1.15π and 2π,  neither equal to 3π/8 as in class B/J continuum 
and continuous class F-1; showing a paradigm shift from the conventional continuum. A strong 
resistive component is observed in the trajectory of the second harmonic impedance as it drops 
from the ideal reactance, but this can be addressed via resistive second harmonic impedances 
[4.4].  
Even though the same source matching network design circuit is used, the measured source 
matching network of V1 and V2 have demonstrated impedances 5.3-j*1.9 and 6.6-j*2.6 
respectively. This difference between the impedances can be due to the tolerances of the 
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Figure 4.20:  The impedance achieved by the matching network (V2) at the intrinsic plane. The 
impedances that overlap with the Class BJF-1 design space are highlighted. 
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lumped component used in the matching network. The amplifier is simulated using the 
measured S-parameters of the input and output matching network and the obtained power gain 
and the PAE are plotted in Figure 4.21. The gain of Amplifier V1 (using source match V1 and 
load match V1) is ~1.4 dB higher than the gain of Amplifier V2 (using source match V2 and 
load match V2). To understand the reason for a lower gain of amplifier V2, we have replaced 
the S-parameters of source matching of V2 with S-parameters of V1 in simulation and the 
obtained gain is the same as V1. This clearly indicates the slight difference between the realized 
source impedances of V1 and V2 result in the lower gain of amplifier V2. On the other hand, 
the peak PAE of V2 is lower by ~3% than the peak PAE of V1. This lower PAE is achieved 
by V2 even if the source matching network of V1 is used, indicating that the PAE is dependent 
on the load matching network and not on the source matching network. 
 
 Measured results of the amplifier. 
The measured S-parameters of the amplifier V1 and V2 are plotted in Figure 4.22. The small-
signal gain of amplifier V1 between the frequencies 2.2 GHz -2.8 GHz is above 16.3 dB with 
the maximum gain of 20.2 dB. On the other hand, the small-signal gain of the amplifier V2 
over the frequency range 2.1 GHz to 3 GHz is between 15.4 dB and 19.4 dB, slightly lower 
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Figure 4.21:  The simulated Gain and PAE of amplifiers at 2.6 GHz using the measured S-parameters 
of matching networks.  
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than amplifier V1. The directivity (the difference between forward and reverse gain) of both 
the amplifiers is greater than 42 dB.  
The measured transducer power gain, output power and efficiency of both amplifiers at 2.6 
GHz and their variation with frequency are plotted in Figure 4.23 (a) and (b) respectively. 
Amplifier V1 demonstrates a peak PAE of 75.9% and 42.2 dBm output power at 2.6GHz. The 
response of the amplifier with frequency is plotted in Figure 4.23 (b), revealing a near flat 
output power, and DE remains above 65% over a 600 MHz 24% fractional bandwidth, despite 
being designed narrowband at 2.6 GHz. The average DE over the bandwidth (from 2.2 GHz to 
2.8 GHz) is 73.4 %. Amplifier V2 demonstrates a peak PAE of 72.4% and 42.2dBm output 
power at 2.6GHz whereas an average DE over the bandwidth (from 2.1 GHz to 3 GHz) of 72.6 
% as shown in Figure 4.23 (b). 
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Figure 4.22:  The measured S-parameters of the amplifiers (a) V1 and (b) V2 
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These measured efficiencies of the two amplifiers at 2.6 GHz are within 1% to the simulated 
results in Figure 4.21. However, at 2.6 GHz, the gain of amplifier V2 is around ~3.5 dB lower 
than the gain of V1, whereas the simulation in Figure 4.21 reveals that only ~1.5 dB reduction 
in the gain can be attributed to the difference between the impedances of source matching 
network of V1 and V2. A further investigation using load-pull measurements rather than 
relying on the model is required to understand this gain difference between these two versions. 
It is to be noted that these amplifiers were designed taking the output power and efficiency into 
consideration whereas less attention has been paid to the gain. Since the gain is dependent on 
the source matching network, as revealed in Figure 4.21, the design of source matching network 
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Figure 4.23:  The measured Gain, output power, and PAE of the amplifiers at 2.6 GHz. (b) The gain, 
output power, and DE versus frequency of the designed amplifiers.  
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needs to be improved to minimize its sensitivity to the tolerances of the lumped components 
and the gain of the amplifiers needs to be considered early on in the design process.   
  Both amplifiers show remarkable flat output powers above 41 dBm respectively whereas the 
gain of V1 and V2 remain above 16 dB and 15 dB respectively over their respective 
bandwidths. Both amplifiers have lower DE near 2.3 GHz because the intrinsic second 
harmonic impedance around this frequency has a large real part as opposed to the requirement 
of class BJF-1. The peak DE of the amplifiers V1 and V2 is 80.4% and 79.7% respectively.  
The designed amplifiers are compared with other high-efficiency narrowband amplifiers using 
the same device reported in the literature in Table 4.1. A third harmonic peaking class EF 
amplifier [4.18] and a class F amplifier [4.19] using the same device have higher FE than our 
amplifier V1 but achieve output power 2.7 dB and 2.2 dB lower than this work respectively. 
TABLE 4.1: Comparison of performance of the designed amplifiers with the 
narrowband amplifiers using the same device CGH40010F 
Ref. Class of operation 
Frequency 
(in GHz) 
Pout  
(in dBm) 
PAE  
(in %) 
FE 
(%√𝑮𝑯𝒛
𝟒
) 
[4.24] Class J 2.13 39.7 64.5 77.9 
[4.16] Class J 2.6 41.72 72.3 91.8 
[4.19] Class F 3.1 40 82 108.8 
[4.25] class F/F3 2.15 40 73.1 88.5 
[4.26] SHT 2.18 40.02 60.7 73.8 
[4.21] SHT 2 40.4 80.4 95.6 
[4.22] class-F-1 2.655 41 73.9 94.3 
[4.27] class-F-1 2.55 41.4 73 92.2 
[4.28] class-F-1 3.53 40.25 65.5 89.9 
[4.29] class E 3.5 40.2 69.7 95.3 
[4.30] class E 2.5 38.3 74 93.1 
[4.18] THP class EF 2.22 39.5 80 97.7 
[4.8] Saturated PA 2.14 40.6 77.3 93.5 
Amp. V1 [4.6] BJF-1 2.6 42.2 75.9 96.4 
Amp. V2 BJF-1 2.6 42.2 72.4 91.9 
FE=PAE*√𝐹𝑟𝑒𝑞. (𝑖𝑛 𝐺𝐻𝑧)
4
;  SHT = Second harmonic tuned; THP = Third harmonic peaking 
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The comparison of our work with the best class J [4.20], class F [4.19], second harmonic tuned 
[4.21], class F-1 [4.22] and saturated PA [4.8] reveal that our work represents a design 
methodology yielding high output power and efficiency with comparable FE for this device.  
For a fair comparison, as FE does not favour broadband amplifiers, we have compared our 
amplifier with others of comparable bandwidth in Table 4.2. FE of our amplifier is comparable 
to others even though we have matched at a single frequency. Additionally, the design 
methodology presented here requires tuning of second harmonic only whereas other works in 
Table 4.2 require impedances up to the 3rd harmonic, whilst designing the matching network. 
Amplifier [4.23] designed based on a series of continuous modes which relies on the inclusion 
of the resistive component has demonstrated higher bandwidth with similar FE indicating that 
our formulation will benefit from a similar extension to theory. 
 Conclusion   
A new theoretical formulation for the current and voltage waveforms achieving efficiency 
ranging from that of class B to class F-1 is proposed in this work. Assisted by second harmonic 
manipulation, the mismatch in the phases of the fundamental components of voltage and 
current of these waveforms is lower than class J. An amplifier designed based on the proposed 
waveforms achieves 79.7% DE and 42.2 dBm output power at 2.6 GHz. A major implication 
of the proposed continuum is a wide design space available to designers with simultaneous 
high efficiency and output power in comparison to continuous class F-1 or class BJ, thus easing 
amplifier design.  
TABLE 4.2: Comparison of the designed amplifier with the state-of-the-art amplifiers 
with comparable bandwidth using CGH40010F reported in the literature. 
Ref. Mode 
Bandwidth 
(GHz, %) 
Output power 
(dBm) 
DE (AE) 
%,(%) 
FE 
[4.31] J 2.3-2.7, 16 40-40.8 60-69(63) 78.3 
[4.23] SCM 1.6-2.8, 54.6 40-42.5 67.5-81.9 (76.4) 92.5 
[4.32] SCIM 2.4-3.9, 47.6 39.63-41.4 62-75 (68.1) 90.7 
[4.33] CCF 1.45-2.45, 51.3 40.4-42.3 70-81 (75.9) 89.7 
[4.34] HT 1.8-2.7, 37.6 40.6-41.7 68-77 (73.3) 90 
[4.35] E 1.7-2.4, 34.1 38.9-41 71-87 (76.4) 91.3 
Amp. V1 [4.6]  BJF-1 2.2-2.8, 24.0 41-43 65.9-79.7 (73.4) 92.4 
Amp. V2 BJF-1 2.1-3, 35.3 41-43 60-80 (72.6) 91.7 
AE = Average Efficiency, FE=AE*√𝐶𝑒𝑛𝑡𝑒𝑟 𝐹𝑟𝑒𝑞. (𝑖𝑛 𝐺𝐻𝑧)
4
, HT = harmonic tuned, SCM = series 
of continuous modes, SCIM=Series of inverse continuous modes 
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  Investigation of the effect of weak non-linearities 
on P1dB and efficiency of class B/J/J* amplifier 
 Introduction 
Wireless communication systems require power amplifiers with high efficiency and linearity 
to reduce battery consumption and interference respectively. As a solution, Cripps proposed a 
continuum of voltage waveforms from class J*/B/J, which differ in phase, but achieve constant 
output power and peak efficiency [5.1]. These high-efficiency, yet linear, waveforms require 
inductive, short, and capacitive loads for classes J*, B and J, respectively, at the second 
harmonic, whilst the reactive component of the fundamental load is adjusted according to the 
load impedance at the second harmonic. The principle of class B/J/J* continuum has been 
applied to class F[5.2], class F-1[5.3] and class E[5.4] modes to alleviate the need for precise 
load terminations with the resulting modes referred to as continuous classes F[5.5], F-1[5.6] 
and E [5.7] respectively. The continuum modes demonstrate efficiency above 60% over a wide 
bandwidth [5.5][5.6][5.8][5.9][5.10] and allow the drain capacitance to be absorbed into the 
output matching network thus easing amplifier design [5.10].  
Interestingly, the class B/J/J* continuum and the continuous class F demonstrate state-of-the-
art high efficiencies at P1dB and at the back-off power levels, as summarized in Table 5.1. At 
one extreme, a low power (27.4 dBm) GaAs amplifier demonstrated 62% PAE at P1dB [5.11] 
whereas the continuous class F yielded a drain efficiency (DE) of 42% at 6.5dB back-off power 
level in [5.12] with a performance similar to that of a Doherty PA. It appears that the 
improvement of efficiency at back-off in Class B/J/J* can be attributed to the current generated 
from intrinsic capacitances. For the case of class J, the improvement over class B is due to the 
harmonics of current generated from the non-linear output capacitance Cout (a combination of 
the feedback capacitance (Cgd) and drain-source capacitance (Cds)) [5.13], corroborated in 
[5.14] and [5.15] by measured peak efficiencies 9.2% and 7% higher than class B respectively. 
The harmonics from non-linear Cout have been shown to improve peak PAE in continuous class 
F [5.12]. 
However, no work, to the best of our knowledge, describes the conditions to obtain high 
efficiencies at P1dB and back-off power nor has analysed the influence of the weak non-
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linearities (non-linear gm and non-linear capacitances) on the performance of a class B/J/J* 
amplifier, as addressed in this work. A simple method that relies on an analysis of the influence 
of weak non-linearities on the intrinsic drain current is illustrated for the selection of high-
efficiency voltage waveforms in the continuum.  
 Effect of weak non-linearities 
The device selected for this study is a 10W GaN HEMT, CGH40010F. The device is biased in 
deep class AB mode (Vdsq=28 V, Idsq=150 mA) and the optimal loadline resistance (RL) found 
to be 38.1Ω. The equivalent circuit of the transistor used for the analysis is shown in Figure 
5.1. Cds is assumed to be linear and Cgd and Cgs are assumed to be dependent on the gate-drain 
voltage (Vgd) and gate-source voltage (Vgs) respectively. The values of the extrinsic parasitic 
elements of the device in Table 3.2 which are extracted from the vendor model from the 
CGH40010 were used. The non-linear capacitors in Figure 3.12 are used in this chapter. The 
non-linear current generator Igen is implemented via a table look-up as a function of the intrinsic 
gate (Vgsi) and drain (Vdsi) voltages. 
 Influence of intrinsic parasitic elements on intrinsic drain current 
The influence of the currents flowing through the intrinsic capacitances on the drain current is 
analyzed by dividing the intrinsic device into resistive and capacitive cores [5.16] as shown in 
Figure 5.1.  
 
TABLE 5.1: Reported high efficiencies at P1dB and back-off power  
Ref. Mode 
Device 
Technology Psat(dBm) Merit Freq. (in GHz) 
[5.27] Class B/J/J* BiCMOS 18 31.5% PAE at P1dB 24 
[5.11] Class B/J/J* GaAs pHEMT 27.4 62% PAE at P1dB 5.25 
[5.25] Class B/J/J* GaN HEMT 39.7 50% DE at 5dB backoff 2.13 
[5.22] Class B/J/J* GaN HEMT 41.2 50% DE at 5.5dB backoff 2.5 
[5.18] Class B/J/J* GaN HFET 26.8 44% PAE at10dB backoff 2.5 
[5.28] CCF GaN HEMT 40 50% DE at 5dB backoff 1.8 
[5.12] CCF GaN HEMT 42.2 42% DE at 6.5dB backoff 2.14 
DE and PAE denote Drain Efficiency and Power Added Efficiency respectively. CCF denotes 
Continuous class F. Freq. denotes Frequency. 
 
 119 
 
The currents in the intrinsic device are calculated in the following way: 
1) The current from the resistive core (Idi(r)) and the magnitude of the drain voltage in class 
B (𝑣𝑠) upon application of a gate voltage  (𝑣𝑔𝑠𝑖,𝑓0 ) with frequency 𝑓0 is obtained by 
imposing the loadline on the resistive core[5.17]. 
2) The continuum of voltages, Vdsi, from Class J* to B to J [5.18] is calculated using 5.1  
Where, 𝛼 ∈ [−1,1], 𝛿𝐽 denotes the voltage gain over a class B, Ψ1 and Ψ2 denote the 
phase of the fundamental and second harmonic components respectively, and 𝑘2 is 
defined as the ratio of the magnitude of the second harmonic to the fundamental 
component. The values of Vdsi obtained from 5.1 for 𝑣𝑔𝑠𝑖,𝑓0=2V are plotted in Figure 
5.2 (a). 
3) Vdsi and Vgsi are applied to the capacitive core to obtain currents through the parasitic 
components of the intrinsic device. The overall current flowing through the device is 
obtained by superimposing the currents through the resistive and capacitive cores [5.17] 
[5.16]. 
 𝑉𝑑𝑠𝑖 = 𝑉𝑑𝑠𝑞 − 𝛿𝐽𝑣𝑠{cos(2𝜋𝑓0𝑡 + 𝛹1) + 𝑘2cos (4𝜋𝑓0𝑡 + Ψ2)} (5.1) 
Where, 𝛿𝐽 = √1 + 𝛼2;  Ψ1 = tan
−1(𝛼) (5.2) 
 𝑘2 =
𝛼
2√1 + 𝛼2
;  Ψ2 = −
𝜋
2
 (5.3) 
 
Figure 5.1:  Equivalent model of a transistor with capacitive and resistive cores; R+j*X denotes the 
impedance at the fundamental frequency in parallel to Cds. 
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Equation 5.1 reveals that the magnitude and phase of the fundamental frequency increases as 
we move from class B to J (α=1) and class B to J* (α=-1), as can be seen from Figure 5.2 (a), 
with classes J/J* having the highest magnitude of the fundamental voltage (𝛿𝐽) and phase 
mismatch (Ψ1) given by √2 and |π/4| respectively. The effect of the magnitude and phase of 
Vdsi on the intrinsic drain current Idsi(=Idi(r)+ICgd) where Icgd denotes the intrinsic capacitive 
feedback current, is as follows: 
(a) Its effect on Idi(r) can be ignored if the device is in saturation i.e., the minimum of Vdsi 
remains above the knee voltage of the transistor (min(Vdsi)>Vk). The simulated Idi(r) is plotted 
in Figure 5.2 (b).  
(b) An increase in the magnitude of Vdsi with |α| causes the magnitude of ICgd to increase with 
|α|, as seen from the plot of simulated ICgd in Figure 5.2 (b). 
(c) The phase difference between Idi(r) and Vdsi decreases as α increases ( Figure 5.2 (a) and 
(b)). This leads to a reduction of the phase difference between Idi(r) and ICgd, as seen in Figure 
5.2 (b), thereby increasing the fundamental component of Idsi (Idsi,f0) flowing through the 
device with α, as shown in Figure 5.2 (c). For α=-1, the ICgd is out of phase with Ids(r), resulting 
in the lowest drain current flowing through the device.  
(a), (b) and (c) are valid if min(Vdsi)>Vk otherwise, strong non-linear effects (clipping of drain 
current) contribute to the intrinsic drain current. This condition is met only up to a certain 
amplitude of 𝑣𝑔𝑠𝑖,𝑓0 depending on the device and RL. For the current device and RL, an 
amplitude of 𝑣𝑔𝑠𝑖,𝑓0<2.3V satisfies this condition. It can be inferred that as the frequency is 
varied, the magnitude of ICgd varies whilst the phase difference between ICgd and Idi(r) remains 
the same. Hence the difference between the fundamental components of the drain current 
between α=-1 and α=1 increase with frequency.  
 Influence of intrinsic parasitic on output power, PAE and IMD3 
The output power and PAE are obtained by a procedure, widely used in the literature: The 
intrinsic impedances at the fundamental (ZL1,int) and second harmonic (ZL2,int) frequencies of 
the continuum [5.18], given by (5.4), are translated to the extrinsic plane as in [5.8].   
 𝑍𝐿1,𝑖𝑛𝑡 = 𝑅𝐿 + 𝑗𝛼𝑅𝐿 (5.4) 
 𝑍𝐿2,𝑖𝑛𝑡 = −𝑗
3𝜋
8
𝛼𝑅𝐿 (5.5) 
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The optimal source impedance at α=-1 is used for all values of α so that a change in 
performance of the amplifier (gain, P1dB, and PAE) is a direct consequence of a change in the 
drain voltage with α. Matching networks are designed using ideal transmission lines.   
Due to an increase in drain current with α, the gain of the amplifier and, thereby its efficiency, 
increase with α as seen from a plot of output power and PAE in Figure 5.3 (a). The increase in 
the gain from α=-1 to 1 is nearly 4 dB. Additionally, P1dB of class J is higher than class B 
whereas the efficiency and P1dB of class J* is less than that of class B. The increase in P1dB 
is because the 1dB compression is determined by harmonics from the non-linear Cgs and hence 
achieved at nearly the same input powers for all values of α. Since the gain increases with α, 
the output power corresponding to 1dB compression (P1dB) increases with α. The increment 
in P1dB from α=-1 to α=1 is 4dB whereas the increment in PAE corresponding to P1dB (PAE 
 
Figure 5.2:  (a) Intrinsic drain voltage versus time (b) Intrinsic drain current from the resistive core and 
the feedback capacitor versus time (c) Fundamental component of the intrinsic drain (Idsi,f0) current, at 
Vs=20V and 𝑣𝑔𝑠𝑖,𝑓0=2V as α is varied from -1 to 1 at a frequency (f0) of 2.6 GHz and RL=38.1Ω. 
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at P1dB) is as high as 20%. These provide significant margins of improvement to amplifier 
designers.  
The additional contribution of ICgd to drain current for α=1 leads to a higher change in output 
power for a given change of input power than for α=0 because of which the AM-AM distortion 
of class J is lower than for class B, as shown in Figure 5.3 (b). Since the flow of ICgd is out of 
phase with respect to Idsi (refer Figures 5.2 (b) and (c)) for α=-1, it reduces the change of phase 
with input and hence AM-PM distortion for class J* will be lower than for Class B, as shown 
in Figure 5.3 (b). The contour of PAE with α and output power plotted in Figure 5.4 reveal that 
PAE at back-off output power increases with α, due to an increase in gain with α. The difference 
in PAE at 5dB back-off output power between -1 and 1 is approximately 6%. The plot of P1dB, 
P2dB, and P3dB in Figure 5.4 reveals that the variation in P1dB with α is greater than that of 
P2dB which is greater than P3dB. This is because, at higher compression, non-linear effects 
due to clipping dominate the performance rather than weak non-linearities. It has been shown 
that clipping of the drain current causes the output power and PAE of the amplifier to remain 
constant with α under the assumption that Cds is linear [5.8]. Recent work has shown that non-
 
Figure 5.3:  (a) Simulated Gain and PAE at 2.6 GHz for α=-1, 0 and 1 corresponding to class J*, class 
B and class J respectively. The input power is swept until the minimum of the drain voltage grazes the 
knee voltage. (b) Simulated AM/AM and AM/PM distortion for α=-1, 0 and 1 at 2.6 GHz. 
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linear nature of the Cds results in an increase of output power and PAE at saturation for a range 
of α values, as observed in Figure 5.4 [5.19][5.20][5.21]. Nevertheless, the PAE corresponding 
to P1dB shows a greater variation than the PAE corresponding to P2dB and P3dB. This 
observation is in line with the literature, whereby, constant efficiencies over broadband were 
reported at P2dB [5.8] or higher compression levels [5.9], rather than P1dB, while [5.22] is an 
exception. In [5.22], the impedances, which were selected based on extensive load-pull 
simulations for efficiency near P1dB, in fact, correspond to α>0 (Figure 4 in [5.22]) which 
corroborates the results of this work.   
A plot of gain and P1dB with α in Figure 5.4 reveals that the output power decreases for α>0.5 
even though the power generated by the intrinsic device increases due to increase in drain 
current with α. This is because a reduction of R and |R/X| (to less than 1), given in equations 
5.6 and 5.7, causes the power delivered to the load to reduce as α increases, where R and X 
(shown in Figure 5.1) denote the resistance and reactance respectively in parallel with Cds at 
the fundamental frequency. 
 
𝑅 =
𝑅𝐿
𝐵2 + (1 + 𝛼𝐵)2
 (5.6) 
 𝑅
𝑋
=
1
𝐵(1 + 𝛼2) + 𝛼
 (5.7) 
where 𝐵 = 2𝜋𝑓0𝐶𝑑𝑠𝑅𝐿. 
For B<1, |R/X| becomes less than 1 for 𝛼 > 𝛼𝑐, where, 
 
Figure 5.4:  Simulated PAE contours as a function of output power and α. P1dB, P2dB, P3dB, Psat 
(the output power at saturation), and gain for α between -1 and 1 at 2.6 GHz. 
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𝛼𝑐=−
0.5
𝐵
+√
1−4𝐵
4𝐵
2
−1    (𝐵< 1) (5.8) 
 In Figure 5.4, B=0.68 and 𝛼𝑐=0.26, and R/X gradually decrease from 1 at α=0.3 to 0.5 at α =1, 
as seen in Figure 5.5, counteracting the increase in power generated at the intrinsic plane due 
to the feedback capacitor and voltage gain (𝛿𝐽). Hence, the maximum output power and gain 
are achieved at a balance point between 𝛼𝑐 and 1, in this case, α≈0.65. On the other hand, 
|R/X|<1 leads to suppression of harmonics of the voltage delivered to the load for 𝛼 > 𝛼𝑐 [5.23]. 
As we reduce the design frequency (B), 𝛼𝑐 increases whereas the effect of parasitics decreases. 
For low frequencies (𝐵 ≪ 1), leading to 𝑅 ≈ 𝑅𝐿 and |𝑅/𝑋| = |1/𝛼| > 1, which implies that 
the power generated at the intrinsic plane is transferred to the load, independent of α. This 
implies that at high frequencies, where B is close to 1, a subset of the continuum defined by 
α>𝛼𝑐 has a constant P1dB and a flat gain response. 
Simulated third-order intermodulation distortion (IMD3) shows small improvement for α>0.5  
for Pout between 26dBm and 36 dBm, as shown in Figure 5.7 (a), because of the lower AM-
AM distortion as seen in Figure 5.3 in this power range, that results in a slight improvement in 
ACPR (Adjacent Channel Power Ratio) of 16-QAM signal in simulation for average power 
between 22dBm and 30dBm in Figure 5.7 (b). On the other hand, because of the lower AM-
PM distortion for α<0, seen in Figure 5.3, the EVM (Error Vector Magnitude`) improves over 
class B (Figure 5.7 (b)).   
The higher gain for α> 0 coupled with a slight improvement in IMD3 for Pout between 26dBm 
and 36 dBm, causes PAE corresponding to a given IMD3 (between -30dBc and -20dBc) to 
improve by 10% and 5% for α=1 and α=0.5 respectively as shown in Figure 5.6. For lower 
IMD3 (<-30 dBc), Pout <26 dBm, PAE is weakly dependent on α because the drain current is 
comparable to the bias current and ICgd is negligible. Importantly, Figures 5.4, 5.7, and 5.6 
 
Figure 5.5:  Simulated R, X, and R/X with α, where R and X denote the effective resistance and 
reactance respectively in parallel with Cds at 𝑓0. 
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reveal that for a set of waveforms in the class B/J continuum, higher P1dB, and higher 
efficiency at P1dB and at back-off power levels is achievable than class B, without sacrificing 
IMD3. For the current device, operating at frequency 2.6GHz, this set is defined as 𝛼 ∈ [0.4,1]. 
The conclusions of this investigation can be extended to continuous class-F since continuous 
F mode has a similar variation of the phase of voltage [5.5].   
 Implementation and experimental results 
 Amplifier design 
Based on Figure 5.4 an α≈0.55 is selected as the optimum value for a high P1dB and efficiency 
at P1dB without sacrificing the maximum output power. The extrinsic fundamental (ZL1) and 
second harmonic (ZL2) impedances for α≈0.55 are calculated using the method in section 5.2. 
The optimal source impedance (Zs1) which maximizes P1dB without sacrificing gain, is 
obtained from source pull simulations of the vendor model. The input and output matching 
networks are realized using stepped impedance and double stub configurations respectively, as 
 
Figure 5.6:  Simulated PAE versus IMD3 as α varied from -1 to 1 using vendor model. The frequency 
separation between the tones is 200kHz. 
 
Figure 5.7:  (a) Simulated IMD3 versus output power (using vendor model)  for α between -1 and 1(b) 
Simulated ACPR and EVM for a 16-QAM signal. Data rate (3.84Mbps) and channel bandwidth (5MHz) 
of the input signal are same as in WCMDA. The peak to average ratio of the input signal is 2dB 
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shown in Figure 5.8 (a), on a RO4350B substrate of thickness 0.762mm. The output matching 
network consists of one segment to match ZL1 and another segment to match ZL2. The segment 
matching the second harmonic impedance is placed close to the device to minimize matching 
network losses [5.24] and the stub in it shorts the second harmonic. Hence, the segment 
matching ZL1 does not influence ZL2; allowing independent control of the fundamental and 
second harmonic impedances in the matching network, easing its design and optimization.  
It is observed that the matching networks of this amplifier do not satisfy the stability criterion 
discussed in chapter 2 at low frequency. This is because this GaN HEMT device has very high 
gain at very low frequencies and hence is prone to instability. To make the amplifier stable, we 
have placed a high pass filter close to the gate terminal of the device which will compensate 
for the GaN HEMTs high gain at low frequencies. This high pass filter is realized by a parallel 
RC network in the input matching network and the values of resistor and capacitor are chosen 
 
Figure 5.8:  (a) Schematic of the designed amplifier (b) Photograph of the designed amplifier (c) 
Measured and targeted source impedance at fundamental frequency (Zs1), extrinsic load impedances at 
fundamental (ZL1) and second harmonic frequencies (ZL2), and intrinsic load impedances at second 
harmonic frequency (ZL2,int) 
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to ensure unconditional stability while having a minimal effect at the design frequency[5.25]. 
The designed amplifier is shown in Figure 5.8 (b).  
 Measurement Results 
The fabricated matching networks are measured individually and are compared with the 
targeted values in Figure 5.8 (c), which shows that Zs1 and ZL1 are in close agreement. The 
difference between the target and measured ZL2 does not affect the performance of the amplifier 
as the discrepancy in the corresponding intrinsic impedances (ZL2,int), in turn, in α, is small as 
can be seen from Figure 5.8 (c).  
The measured and simulated output power, gain and efficiency of the fabricated class J are 
plotted in Figure 5.9 (a). The peak efficiency achieved by this amplifier is 72.3% and the output 
power at saturation is 41.72dBm. The output power and efficiency at 1dB compression are 
38.13dBm and 54.7%. Measured IMD3 and PAE with a two-tone signal shown in Figure 5.9 
(b) reveal that IMD3 remains below -30dBc and -20dBc till 35dBm and 38.7dBm output power 
respectively and attains PAE of 39% and 58.6% respectively.  
 
Figure 5.9:  (a) Measured and simulated (using vendor model) gain, output power and PAE of the 
designed amplifier. (b) Measured IMD3 products and PAE of the designed amplifier under two-tone 
excitation centred at 2.6GHz with frequency separation of 200kHz 
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The designed amplifier is compared with the state of the art high-efficiency narrowband linear 
amplifiers using the same device in Table 5.3. Our design shows a higher figure of merit than 
those reported in terms of output power and PAE at 1dB compression. The PAE at 5dB back-
off is nearly 45%, which is comparable to reported high efficiency at back-off power for the 
amplifiers with Psat close to 40dBm given in Table 5.1. As can be seen from Figure 5.4, even 
higher efficiency can be achieved by choosing a higher value of α but at the expense of output 
power and P1dB. A comparison of the fabricated PA with saturated PA, optimized for peak 
efficiency from [5.13], in Table 5.2 reveals that the designed amplifier achieves PAE lower by 
3% at -35dBc ACLR whereas 13% higher PAE is achieved at ACLR of -22.3 dBc than the 
saturated PA. The designed amplifier achieves 14% higher PAE than class AB at the IMD3 
level from [5.26]. This shows that higher efficiencies than class AB and saturated PA can be 
achieved for a given distortion level in the region dominated by the effect of non-linear 
capacitances as shown in Figure 5.7, for this device between -30dBc and -20dBc.  
TABLE 5.3: State of the art high efficiency linear narrowband amplifiers reported in 
literature using GaN HEMT (CGH40010) 
Ref. Mode 
Freq. (in 
GHz) 
Peak PAE 
(%) 
Figure of 
Merit 
PAE at 
P1dB (%) 
P1dB 
(dBm) 
Psat 
(dBm) 
[5.13]  Saturated PA 2.14  77.3 113 42.55* 35.06* 40.6* 
[5.25]  Class J 2.13 64.5 94 47.57* 35.73* 39.7 
[5.23]^ Class J 1.5 87# 106# 55.2# 35.6 39.5* 
[5.26] Class AB 2.25 45 67.5 32 39 40 
This work Class B/J/J* 2.6 72.3 116 54.7 38.13 41.7 
Figure of Merit=Peak PAE*(Freq. in GHz)1/2 where Freq. is Frequency 
*These values are extracted from the figures in the papers; ^ design procedure adopted in 
[24] does not sacrifice efficiency at the reported frequency whilst achieving broad 
bandwidth; # Drain efficiency 
 
TABLE 5.2: Comparison of ACLR/IMD3 and average PAE with Narrowband Power 
amplifier designed using CGH40010 reported in literature 
Reference Mode Freq. (GHz) ACLR/IMD3 (dBc) Avg. Output power (dBm) Avg. PAE (%) 
[5.13] Saturated PA 2.14 -22.3# 34.2 42.3 
This work Class B/J/J* 2.6 -22.3*# 38.25 55.8 
[5.13] Saturated PA 2.14 -35# 28 20 
This work Class B/J/J* 2.6 -35*# 28 17 
[5.26] Class AB 2.25 -21 40 41 
This work Class B/J/J* 2.6 -21 38.3 56 
# Bandwidth of input signal is 10MHz. ACLR in [5.13] is measured at offset 7.5MHz. * 
ACLR estimated from measured IMD3 [5.29] in 5.9.   
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 Conclusions 
The study of the influence of the non-linear feedback capacitance, on the performance of a 
class B/J/J* continuum amplifier, shows that the gain, P1dB, and efficiency at back-off power 
increase from class J* to class B to class J due to a variation of the phase of the voltage 
waveforms across its non-linear Cgd. Based on this knowledge, a trade-off involved with the 
choice of 𝛼 is analyzed in this chapter. It is shown that a subset of the continuum results in 
higher PAE at P1dB than Class B (or deep class AB) and these modes can be replaced by the 
class B/J/J*, at a higher frequency, without sacrificing linearity using the methodology 
presented here. This work utilizes this additional benefit of the continuum, not previously 
discussed, which is a remarkable 20% increase in efficiency at P1dB from class J* to J, to 
prototype a high efficiency (72% PAE) power amplifier displaying 38 dBm P1dB and 55% 
PAE at P1dB.  
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  An Integrated on-chip flux concentrator for 
galvanic current sensing 
 Introduction 
On-chip current sensors are desirable components to provide inbuilt protection of power 
devices against current overshoot and to enhance the short circuit capability of smart power 
ICs and RF power amplifier MMIC. Galvanic sensors, such as the MagFET [6.1] and hall-
effect sensors, which detect the strength of the magnetic field can be used for current 
monitoring [6.2]. MagFET and hall effect sensor utilize the change in the current and the Hall 
voltage due to the deflection in the moving charges induced by the external magnetic field 
respectively. The change in the current and voltage is proportional to the external magnetic 
field. The magnetic fields generated by the electric current flowing through a metal strip either 
power load current or the SenseFET current can be measured using these galvanic sensors and 
the current from the conductor line can be estimated based on the measured magnetic 
field[6.3][6.4].  Such a non-invasive method of current monitoring is highly attractive in a wide 
range of applications because of easier integration and low circuit cost [6.2]. 
The sensitivity of a galvanic current sensor to the magnetic field depends on the carrier 
mobility, hall factor and its geometry[6.5][6.6]. In this context, inherent polarization in GaN 
gives rise to a high-density 2DEG even without the application of an external bias. Despite 
bulk mobility lower than that of silicon, electrons in this 2DEG have the mobility of up to 2000 
cm2/Vs, approximately 50% higher than that in silicon [6.7]. This lends itself to extremely 
sensitive MAGFETs[6.8] and Hall devices [6.9] in GaN that are attractive on account of their 
compatibility with integrated CMOS drivers for power management ICs in GaN [6.10]. 
The resolution and sensitivity of a galvanic current sensor to current can be increased further 
by an arrangement consisting of two [6.5][6.11] or more magFETs [6.12][6.13] at the cost, 
however,  of increasing the chip area. Alternatively, the induced current deflection or induced 
voltage of a galvanic sensor can be increased by increasing the magnetic field at the sensor.  
Increasing the magnetic field induced by the current to be sensed is more favourable and 
achievable than an increasing number of sensors. This can be achieved by routing the metal 
line around the hall device [6.14][6.15]. Alternatively, the galvanic current sensor could be 
accompanied by its magnetic flux concentrator [6.4][6.16] which acts as a passive amplifier of 
the magnetic field. By applying the concentrator, the magnetic field is enhanced while the 
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current to be sensed remains the same, thereby reducing the current demand for the same flux 
and reducing the conduction loss in the power module. 
In this work, we propose a structure to amplify the magnetic field strength in a galvanic current 
sensor, such as a MagFET or a Hall sensor, which relies on a combination of both the above 
approaches: routing a copper line around a sensor as well as a magnetic concentrator. 
Moreover, this structure is much easier to fabricate than a conventional inductor [6.17]. 
 Background and Methodology 
Figure 6.1 describes implementations of conventional sensors for on-chip current sensing. In 
Figure 6.1 (a), sensors surrounding a conductor carrying a current (𝐼0) to be sensed, rely on its 
magnetic field, (BI),  in a direction normal to the surface as [6.5] 
 𝐵𝐼 = 𝐹𝐼𝐼0 (6.1) 
Where, 𝐹𝐼 the conversion factor of the structure depends on the relative position of the sensor 
with respect to the conductor. In Figure 6.1 (b) the current circles around the sensor increasing 
the magnetic field, resulting in higher 𝐹𝐼 than in Figure 6.1 (a). 𝐹𝐼 can be further improved by 
increasing the number of loops of the copper line around the sensor in Figure 6.1 (b) 
[6.15][6.18].  Alternatively, a magnetic material is used to increase the field strength by 
concentrating the magnetic flux at the sensor in Figures 6.1 (c), (d), and (e). These magnetic 
material structures, referred to as flux concentrator, act as magnetic amplifiers with magnetic 
 
Figure 6.1: Arrangement of Galvanic current sensors in on-chip implementations  (a) On-chip 
integrated current sensor [6.5][6.12] (b) Conductor loop [6.15] (c) Sheet magnetic concentrator [6.4] 
(d) Tip magnetic concentrator [6.4]. (e) Integrated magnetic concentrator (IMC) at the top [6.16]. 
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gain 𝐺𝑀. The 𝐺𝑀 depends on the shape and the magnetic properties of the flux concentrator. 
The magnetic thin film shown in Figure 6.1 (c) increases the component of the magnetic field 
along the normal direction, whereas its tip implemented via a groove increases the flux density 
in Figure 6.1 (d) even further. These require fabrication steps at the back of the substrate, 
including substrate thinning. In contrast, integrated magnetic concentrators (referred to as 
IMCs) are integrated on the same side as the sensor [6.16]. Integrated magnetic concentrators 
(IMC)[6.16], shown in Figure 6.1 (e), utilize the fringing magnetic field at the edge to convert 
the applied uniform magnetic field parallel to the surface into the vertical direction. The 
magnetic field at the surface of the sensor in the normal direction can be related to the current 
through it as:  
 𝐵𝐻 = 𝐹𝐼𝐺𝑀𝐼0 (6.2) 
where 𝐹𝐼 is the conversion factor in the absence of the flux concentrator and I0 is the current 
passing through the metal strip.  
The effective conversion factor (𝐹𝑐) in these cases can be expressed as 
 
𝐹𝑐 = (
𝐵𝐻
𝐼0
) = (
𝐵𝐻
𝐵𝐼
) (
𝐵𝐼
𝐼0
) = 𝐹𝐼𝐺𝑀 (6.3) 
Where, 𝐺𝑀 = 𝐵𝐻/𝐵𝐼, and 𝐵𝐻 and 𝐵𝐼 denote the minimum normal component of the magnetic 
field at the sensor with and without field concentrators. 
In comparison to the above, we propose a novel structure in Figure 6.2 (a) with an underlying 
sensor, in this case, a GaN substrate, which improves both FI and Gm. Figure 6.2 (b) depicts 
how a conventional loop inductor, with a copper line surrounded by a laminate of magnetic 
material or an air core, might typically be integrated with the sensor [6.19]. Figure 6.2 (c) shows 
the cross-sectional view of our novel structure in which the magnetic core does not extend 
beneath the copper line (A-B). ΦTop, Φright, Φleft and Φbottom in Figures 6.2 (b) and (c) denote 
magnetic fluxes in the directions identified as the top, right, left, and bottom, respectively, at 
the junction where the magnetic via meets the magnetic layer at the surface “A” identified in 
the figures. The magnetic field in both structures is normal to the sensor as required because of 
the structural symmetry around the X-Z plane.  
Typically a small proportion of the total current (Itotal) to be sensed is diverted into the 
conductor using a busbar with a notch [6.20] or a SenseFET [6.21] shown in Figures 6.2 (d) 
and 6.2 (e) respectively. In the former, a proportion of the current flowing through the loop 
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inductor is determined by the ratio of the width of the copper in the inductor and the bus bar 
i.e., the ratio of the series resistance of the inductor and bus bar. In the latter case, the ratio of 
the widths of the SenseFET and the power device determines the proportion of current flowing 
through the loop inductor. In both cases, since the proportion is fixed and known, the overall 
current can be estimated from the measured I0. Based on a current-carrying capability of Cu/Au 
of ~106 A/cm2, I0 up to 50 mA can safely flow through a metal line of width 5 µm and thickness 
1 µm.  
 
Figure 6.2: (a) Top view of a loop inductor integrated with a galvanic current sensor i.e. (a MagFET 
or a hall-effect sensor). (b) Cross-sectional view across C-C’ assuming a conventional loop inductor 
with magnetic film below the Cu wire (c) Cross-sectional view across C-C’ of the proposed structure 
without magnetic film below the Cu wire. (d) A schematic of a busbar with a notch to divert a portion 
of the total current (ITotal) into the proposed structure. (e) A schematic using senseFET to divert a portion 
of the total current (ITotal) into the proposed structure. 
 
 
 137 
 
Two geometries of the loop inductor are compared using magnetostatic simulations in ANSYS 
EM suite (Maxwell) on a GaN substrate of thickness 80µm with relative permittivity and 
resistivity set to 9.5 and 6 Ω-cm respectively [6.22].  We find that the resistivity of the substrate 
does not affect the results within a range of 0.1-100 Ω-cm. The passivation consists of 300 nm 
of SiN of relative permittivity 7 [6.23]. The width and thickness of the copper line of the 
inductor are 5 and l µm respectively. The thickness of the magnetic film is 200 nm. Soft 
magnetic alloys, CoZrO, CoTaZr, and CoTaZrB, which are widely considered for on-chip 
inductors in CMOS, have reported permeability in the range 67-83 [6.24], 1000 [6.19], and 
665-1080 [6.23]. Their  corresponding resistivity is 600Ω-cm [6.24], 99 Ω-cm [6.19], and 115 
Ω-cm [6.23] respectively. Therefore, the permeability of the magnetic material is varied from 
10 to 1080 in simulations, whereas resistivity is set to a nominal value of 100 μΩ-cm, 
representing the worst-case scenario for eddy current losses. The current through the inductor 
(I0) is set to 20mA.  
 Results and Discussion 
A change in the field distribution due to removal of the magnetic material below the Cu wire 
between A and B is illustrated by a ratio of fluxes from the left, right and bottom, with respect 
to the flux at the top viz.,  ΦLeft/ΦTop, ΦRight/ΦTop, and ΦBottom/ΦTop respectively, plotted 
in Figure 6.3.  
In the conventional structure, as µr is increased, ΦLeft increases at the expense of ΦBottom, and 
saturates beyond µr =200. For µr>200, most of the flux induced by the current I0 is concentrated 
 
Figure 6.3: The ratio of fluxes (Φright/ΦTop, Φleft/ΦTop, and Φbottom/ΦTop) and inductance of the 
proposed and conventional structures versus µr. 
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within the magnetic material with nearly 90% looping around the copper winding, resulting in 
an increase of inductance with µr while only 10% leaks into the magnetic film between the 
conductors. This is because the magnetic material around the metal layer offers a low 
reluctance path to the field lines through the copper with very little available to the underlying 
sensor.  On the other hand, in the proposed structure, due to the presence of the magnetic 
material on the right coupled with an absence of magnetic material between A-B causes the 
field distribution to shift towards the right and bottom as evident from Figure 6.3; ΦBottom and 
ΦRight are 80% of ΦTop showing an opposing distribution of the field. ΦBottom is still a 
considerable percent (at least 18%) of the overall flux induced in the magnetic via (ΦTop) for 
all values of µr. Hence, the magnetic field in the substrate is enhanced by the current flowing 
through the copper as well as field penetration at the discontinuity A-B for all values of µr.  
Conversion factors (Fc) of the conventional, proposed and air-core structures with the 
permeability of the magnetic material are plotted in Figure 6.4, indicating an increase of Gm, 
and thereby Fc, of the proposed structure by the factor of 1.8. On the other hand, Fc of the 
conventional structure reduces from 52mT/A to 45 mT/A.  
Recent work [6.25] has shown that the optimal length of the MagFET is 65 um which is longer 
than the initial generation of GaN sensors proposed in [6.19], the single loop flux concentrator 
in Figure 6.5 is modified accordingly and the corresponding dimensions are shown in table 6.1.   
 The relative permeability of the magnetic film  µr=1000 (similar to CoTaZr) [6.17] is used for 
simulation. The magnetic field induced by the flux concentrator (Beff) is at an angle, Φ with 
respect to the underlying sensor as shown in Figure 6.6 (a), with its z-component labelled (Bz). 
 
Figure 6.4: Conversion factor (FC), magnetic field at the sensor (BH), and magnetic gain (GM) of the 
conventional, air core, and proposed structures versus permeability. 
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The contours of Φ and Bz in the single loop configuration of the flux concentrator (shown in 
Figure 6.5) are plotted in Figures 6.6 (b) and (c) respectively. The Φ remains less than 10 for 
nearly 90% of the sensor surface and less than 50 throughout the sensor surface. Such a small 
deviation cannot be obtained from concentrators which rely on fringing magnetic fields, such 
as tip concentrators and IMCs unless their size is several orders larger than the sensor. The 
magnitude of the field increases by 3-4 times as we move towards the edge from the centre as 
shown in Figure 6.6 (b). Additionally, the conversion factor defined by (6.3) as the ratio of the 
magnetic field to the current flowing through the loop is higher at the edge than the centre. 
However, the conversion factor reduces from 96 mT/A for L×W=15 × 15 µm2 in Figure 6.4 to 
58 mT/A as the length increases and the magnetic field reduces due to an increase in separation 
of the current paths. 
Table 6.2 shows an improvement in the conversion factor of our structure in comparison to 
reported structures also evaluated via simulation alone, by a factor of 12. The major drawback 
of the tip and sheet concentrator is the fabrication required at the bottom surface of the substrate 
 
Figure 6.5: (a) The top view of the planar flux concentrator of cross section and (b) the cross-sectional 
view at A-A’.  
TABLE 6.1: The dimension of the single loop integrated flux concentrator chosen for 
the  new generation of Sensors 
Lmag Lw Sep Wcu LL 
7.5 µm 22 µm 5 µm 5 µm 65 µm 
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including substrate thinning. The IMC requires a large chip space (in the range of mm) and 
thicker magnetic material, typically in the range of 20um, ideally equal to gap marked as “g” 
in Figure 6.1 (e), in the magnetic material near the sensor. The permeability of the magnetic 
material should be greater than 1500 and a minimum length is 250um to achieve Gm of 1.5 
[6.26].  
On the other hand, the proposed structure achieves a gain of 1.8 at a fraction (~
1
60
) of chip space 
and much lower permeability. Another major drawback of the IMC is a requirement of a 
constant B field to be applied throughout requiring the width of the conductor to be of a similar 
order as that of the IMC. 
 
Figure 6.6: (a) The schematic of magnetic field components on top of sensor, (b) contours of 
strength of magnetic field along z-direction above the sensor, and (c) contours of angle between the 
Bz and effective magnetic field. These contours reveal the proposed flux concentrator generates 
magnetic field along the normal to the sensor as required with the angular deviation less than 5 
degrees. 
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Even though IMCs achieve higher Gm than other structures, they suffer from low FI because 
they are designed to measure the current in off-chip conductors. The proposed structure and 
on-chip metal line perform better because the current conductor is separated from the B sensor 
by passivation alone. It is to be emphasized that the proposed structure is intended only for on-
chip current detection, whereas the IMC is also versatile in angular sensing, e-compass, 
position sensing. 
 Study of Induced Field and Conversion Factor of the on-chip spiral flux 
concentrators  
To increase the conversion factor back to its original value, a second copper loop in the spiral 
structure is required, shown in Figures 6.7 (a) and (b). The effective conversion factor of the 
single loop structure as its length (indicated by LL in Figure 6.7 (a)) increased from 20 µm to 
65 µm is plotted in Figure 6.8.  The result of this alteration on the predicted conversion factor 
is shown in Figure 6.8 (red line). Two loops in a planar geometry do not improve the 
TABLE 6.2: A Comparison of the conversion factor from this work with reported 
literature 
structure Ref. FI (mT/A) GM Fc (mT/A) µr t (um) 
Magnetic sheet [6.4] 0.05-0.1 1.5 0.075-0.15 ~2x104 1.5 
Tip concentrator [6.4] 0.05-0.1 3* 0.15-0.3 ~2x104 1.5 
On-chip Metal line 
[6.12] 4.95 -- 4.95 -- -- 
[6.5] 8 -- 8 -- -- 
Integrated Magnetic 
concentrator 
[6.16](a) -- 5* -- ~104 20 
[6.27](b) -- 21 -- 105 22 
[6.26](c) 0.02-0.5[6.28]* 8* 0.16-4 >1500 20 
Proposed Structure 
This 
work(d) 
53.7 1.8 96.6 >500 0.2 
This 
work(e) 
32.2 1.8 58 >500 0.2 
*experimental  
(a) Tanga shape; Length:1.1mm; width:0.5mm 
(b) Tanga shape; Length:2mm; Width:1mm  
(c) Two Circular IMCs; diameter: 1mm. 
(d) Square shape; Length:40um; Width:40um 
(e) Square shape; Length:85um; Width:47um 
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performance (and are not indicated here). The inductance of the single loop and spiral structures 
are plotted in Figure 6.8. Inductance increases as the length increases, however, the value of 
inductance is lower than 1 nH for the cases, which has a minimal impact on the rise time.  
 
Unlike a single loop, whose length (LL) can be chosen the same as the sensor, the spiral 
flux concentrator needs to be longer than the sensor. This is because, at the air bridge (marked 
E in Figure 6.7 (c)), the flow of current lies along the z-direction and the fringing fields from 
the discontinuity of the magnetic film at E contribute to the magnetic fields along X and Y 
direction, i.e. tangential to the surface of the sensor. This is illustrated by the contours of Φ at 
the surface of the sensor in Figure 6.8. The direction of the fringing field is no longer in the z-
direction near point E, but remains as high as 60o, in comparison to 6o in the centre. As a result, 
the double or multiloop structure needs to be longer than the sensor, by at least 15 µm in the 
present case. 
The proximity of the current loop to the sensor is limited by the quality of the SiN 
passivation and can be increased as necessary to the micrometre range. The conversion factor 
 
Figure 6.7: (a) The top view of the planar flux concentrator of cross section 15x15 microns and (b) the 
cross-sectional view at A-A’. (c) Top view of the flux concentrator with the copper spiral for dimensions 
> 15×15 microns. (d) The cross-sectional view of the structure at D-D’. 
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is plotted as the distance between the spiral flux concentrator and the MagHEMT is increased 
up to 5 um in Figure 6.9.  The thickness of the SiN can be increased up to 2 um without 
degrading the FC. Additionally, FC remains above ~79.5 mT/A (~94% of the maximum value) 
even when the separation is 4um.  
A comparison between the effective conversion factor, FC, and sensitivity, S, of this work 
with reported literature is presented in Table 6.3. The FC and S given in this paper show 
significant improvement compared to values previously reported [6.5][6.12]. The product of the 
conversion factor of our spiral structure (85 mT/A) with the sensitivity of the  GaN MagHEMT 
(17.21 %/T) predicts that the presented structure can detect the currents almost 3 times smaller 
than the CMOS metal line structure. 
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Figure 6.9: The conversion factor as the function of distance between the flux concentrator and the 
MagHEMT  
 
 
    
Figure 6.8: (a) The conversion factor of the single and spiral loop flux concentrators as the length is 
increased from 20 µm to 80 µm. (b)The contours of the angle between the BZ and effective magnetic 
field above the sensor from the spiral flux concentrator. These contours reveal the proposed spiral flux 
concentrator generates magnetic field along the normal to the sensor as required with the angular 
deviation less than 6 degrees in the highlighted region. 
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 Conclusion 
This work demonstrates a method to improve the detection limit of a current sensor and its 
sensitivity in a form factor that is compact and can be easily integrated on-chip. The magnetic 
gain 1.8 is achieved with the permeability as low as 500 via simulations, much lower than other 
flux concentrators reported by simulation, requiring less stringent specifications on the 
magnetic material. This is mainly due to the way by which a portion of the field induced in the 
magnetic material is diverted into the substrate via a combination of the current conductor and 
the magnetic film. This combination is unsuitable for high inductance structures but works well 
for sensors by diverting the field into the substrate to improve the sensitivity. 
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 Conclusions and Future Work 
Classes J and CCF-1 have already illustrated their capability in achieving high-efficiency 
operation. Our new formulation (B/J/F-1 continuum) developed in chapter 4 demonstrates the 
potential for a contiguous set of impedances between class J and continuous class F-1 which 
enables the amplifier to achieve efficiencies greater than class J. This work unlocks this design 
space to develop a methodology to design high-efficiency broadband amplifiers. Two 
amplifiers were designed using a GaN HEMT CGH40010 at the same frequency 2.6 GHz as 
demonstrators. It is observed that due to the feedback current flowing in the gate-drain 
capacitance, a set of waveforms in the class B/J continuum can achieve higher efficiency at 
P1dB. A simple method to calculate this waveform is presented and proved by an amplifier 
also. As a step towards realising a fault-tolerant PA and MMIC, we have proposed a novel on-
chip flux concentration for improving the on-chip current detection capability. 
 Main achievements: 
The major results of this thesis are summarized are: 
➢ A new formulation which relies on the manipulation of the second harmonic of both 
current and voltage is developed. The second harmonic manipulation reduces the 
mismatch in the phases of fundamental components of voltage and current lower than 
in class J. A wide set of voltage and current waveforms with efficiency greater than that 
of class J is obtained. It is shown that the class J continuum and CCF-1 are special cases 
of the new formulation at either extreme. A major implication of the proposed 
continuum is a wide design space with simultaneous high efficiency and output power 
in comparison to CCF-1 or class B/J, thus easing amplifier design. 
➢ We report the benefits of Class BJF-1 amplifiers, i.e., high efficiency over an 
intrinsically large bandwidth, and ease of design due to a wider choice of impedances 
available in the design space of class BJF-1. The matching is performed at a single 
frequency to target high power and efficiency. By dividing the matching network into 
segments, the matching at fundamental and second harmonic frequencies is performed 
independently simplifying the design process.  Two amplifiers designed by this method 
demonstrated 600MHz and 900MHz bandwidth and achieve high efficiency in excess 
of 72% at 2.6 GHz. 
➢ It is observed that the linearity of a GaN HEMT decreases as the impedance at second 
harmonic is varied from capacitive to inductive. A study of the non-linear feedback 
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capacitance shows that the gain, P1dB, and efficiency at back-off power increases from 
class J* to class B to class J due to a variation of the phase of the voltage waveforms 
across its non-linear Cgd. A major implication of this is a higher PAE at P1dB than 
Class B (or deep class AB) without sacrificing linearity using the methodology 
presented here. 
➢ This work demonstrates a method to improve the detection limit of a current sensor and 
its sensitivity in a form factor that is compact and can be easily integrated. The magnetic 
gain 1.8 is achieved with the permeability as low as 500 via simulations, much lower 
than reported flux concentrators in literature, requiring less stringent specifications on 
the magnetic material. The concept is demonstrated for loop and spiral flux 
concentrators. 
 Future work 
➢ In Chapter 4, we have shown that the approximated voltage and current waveforms of 
class B/J/F-1 continuum can be realized in simulation for a certain power level. These 
waveforms need to be measured and compared with theoretical waveforms. 
Additionally, the realization of these waveforms required utilizing both the knee region 
and the non-linear capacitances of the device.  The extent of the contribution of each of 
these effects needs to be investigated. This would eliminate the need for load-pull 
simulations used in this work. Also, this would provide additional insights into 
linearity. 
➢ The next step is to improve the bandwidth of the amplifier by exploiting class B/J/F-1 
continuum. The major challenge is to choose an appropriate set of impedances with 
frequency from class B/J/F-1 continuum and to design the matching network. A stepwise 
methodology to design a broadband matching network needs to be developed. 
➢ Doherty configuration can be used to enhance the efficiency of the class B/J/F-1 
amplifier at back-off power levels. The main aim is to combine the broadband potential 
of the continuum mode with the efficiency enhancement of the Doherty approach. The 
already realized class J Doherty amplifiers have demonstrated broad bandwidths. Since 
these implementations have utilized the class B/J continuum, the efficiencies cannot 
exceed 78.5%. The combination of Doherty with newly proposed class B/J/F-1 
continuum is expected to achieve an efficiency of class F-1 (90 %) with third harmonic 
over a broad bandwidth. 
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➢ The impedance of a matching network can be made to adjust according to the applied 
power level via a varactor diode. This adaptive matching network can be employed 
along with the proposed continuum to improve the efficiency at the back-off power 
level. This method results in a much lower bill of materials than the Doherty 
architecture. 
➢ The amplifiers designed in this work operate at frequencies less than 3 GHz. On the 
other hand, 5G has frequency bands at frequencies between 26 – 28 GHz. A prototype 
of an amplifier operating at these frequencies needs to be designed to prove the 
applicability of second harmonic manipulation at such high frequencies.  
➢ The flux concentrator is analysed via simulation only in this work. It needs to be 
fabricated and to demonstrate its benefits in practice. 
 
